1
0
Fork 0
zynq-rs/libboard_zynq/src
Sebastien Bourdeauducq b0ec74d764 i2c: half_period -> unit_delay 2021-06-25 16:26:53 +08:00
..
clocks libboard_zynq: prepare target_kasli_soc 2020-11-19 19:28:17 +01:00
ddr libboard_zynq: prepare target_kasli_soc 2020-11-19 19:28:17 +01:00
devc timer::global: wrap us in Microseconds, impl embedded_hal blocking delay traits 2020-07-22 23:41:15 +02:00
eth libboard_zynq: work around Kasli-SoC MDIO breakage (#78) 2021-05-29 12:50:28 +08:00
i2c i2c: half_period -> unit_delay 2021-06-25 16:26:53 +08:00
ps7_init libboard_zynq: delint ps7_init 2020-11-13 00:23:56 +01:00
sdio libboard_zynq: prepare target_kasli_soc 2020-11-19 19:28:17 +01:00
timer libboard_zynq: make RegisterBlock constructors more consistent 2020-08-13 14:49:26 +08:00
uart libboard_zynq: prepare target_kasli_soc 2020-11-19 19:28:17 +01:00
axi_gp.rs split into lib{register, cortex_a9, board_zynq, board_zc706} crates 2019-12-17 23:35:58 +01:00
axi_hp.rs split into lib{register, cortex_a9, board_zynq, board_zc706} crates 2019-12-17 23:35:58 +01:00
gic.rs libboard_zynq: make constructor names more consistent 2020-08-13 13:31:53 +08:00
lib.rs libboard_zynq: enable i2c+eeprom for target_kasli_soc 2020-11-19 20:17:36 +01:00
logger.rs timer::global: wrap us in Microseconds, impl embedded_hal blocking delay traits 2020-07-22 23:41:15 +02:00
mpcore.rs more cpu options 2020-09-07 16:13:51 +08:00
slcr.rs libboard_zynq/slcr: fixed boot mode pins value 2020-08-31 12:35:11 +08:00
stdio.rs libboard_zynq: prepare target_kasli_soc 2020-11-19 19:28:17 +01:00
time.rs timer::global: wrap us in Microseconds, impl embedded_hal blocking delay traits 2020-07-22 23:41:15 +02:00