Commit Graph

643 Commits

Author SHA1 Message Date
3b3b5dc7c1 zynq::flash: add support for writing 1/2/3-byte words 2019-12-12 00:17:34 +01:00
70d56d2b28 zynq::flash: doc 2019-12-12 00:13:02 +01:00
b346ea8297 zynq::flash: fix INST_RDCR 2019-12-12 00:11:42 +01:00
e9b80eaef9 zynq::flash: don't send excess data, fixes, refactorings 2019-12-10 02:50:44 +01:00
0823a74164 zynq::flash: fix rx_thres register 2019-12-10 02:46:25 +01:00
aab82f6843 zynq::flash: enable big endian mode 2019-12-10 02:45:05 +01:00
f3676c945a zynq::flash: flush after instruction 2019-12-07 02:48:55 +01:00
1e465250f5 zynq::flash: enable/disable spi for every transfer 2019-12-07 02:11:50 +01:00
e37659e4b3 zynq::flash: refactor 2019-12-05 01:18:52 +01:00
45cc271735 zynq::flash: fix + refactor 2019-12-05 00:05:34 +01:00
cfaa1213e2 zynq::flash: add more initialization 2019-12-03 02:41:49 +01:00
7107244a6e zynq::flash: start implementing Manual mode 2019-11-30 02:48:39 +01:00
dd3ad3be67 zynq::flash: implement stopping LinearAddressing mode 2019-11-29 23:48:08 +01:00
a8a7f11990 zynq::flash: configure quad i/o fast read mode 2019-11-29 23:37:54 +01:00
78caca1f04 zynq::flash: setup additional signals 2019-11-28 03:22:26 +01:00
5642feb824 zynq::flash: add missing config bits to enable addressing mode 2019-11-28 03:02:51 +01:00
a199a5dc7d zynq::flash: add more setup 2019-11-23 01:59:24 +01:00
3180f1c3f7 zynq::flash: begin driver implementation 2019-11-21 00:14:09 +01:00
8037042040 zynq::slcr: implement boot_mode bits 2019-11-20 21:31:54 +01:00
6ffcf7d4a4 ram: lock for concurrent use
this may be reverted if ram allocation shall be more separate.
2019-11-20 17:25:54 +01:00
4f8a76e29b stdio: lock for use by core1 2019-11-20 17:00:57 +01:00
ff41f4dd2d cortex_a9::mutex: restore and fix powersaving behaviour, doc 2019-11-20 16:30:56 +01:00
d89f594ba4 cortex_a9::mutex: use AtomU32, remove powersaving behavior
Mutex works properly now.
2019-11-18 02:37:59 +01:00
4e4ff512d9 add cortex_a9::mutex 2019-11-18 02:13:54 +01:00
85f29ace6b boot: flush cache-line 2019-11-18 01:22:57 +01:00
ef6d0ff3f1 boot: reset core1 before start 2019-11-18 00:38:03 +01:00
0bc941d789 main: start_core1 2019-11-16 00:53:30 +01:00
a416f48af1 main: add empty main_core1() 2019-11-16 00:21:57 +01:00
b6596d930d boot: ACTLR.enable_smp() 2019-11-16 00:12:58 +01:00
49901d1b8a boot: prepare core1 bootup 2019-11-15 23:59:01 +01:00
Björn Stein
4a1d0fc0c3 zynq::mpcore: add register definitions 2019-11-14 02:11:58 +01:00
50481b3a80 main: rm obsolete compile feature 2019-11-13 23:33:11 +01:00
b76dc4037d main: change IP address to 192.168.1.51/24 2019-11-13 16:02:56 +01:00
caa69fda2e main: refactor into boot 2019-11-11 02:46:18 +01:00
3279aab961 main: refactor into abort, panic, ram 2019-11-11 02:46:18 +01:00
92c274348f zynq::eth: enable checksum offload 2019-11-11 01:42:41 +01:00
3eb7fce572 delint 2019-11-11 01:42:38 +01:00
b1472096ba main: change IP address to 192.168.1.28/24 2019-11-11 01:40:07 +01:00
cb1b5776cd Cargo.lock: update dependencies 2019-11-11 00:45:59 +01:00
3496755406 update rust + smoltcp 2019-11-11 00:28:46 +01:00
959bf8a245 zynq::eth: don't check_link_change if link already established 2019-11-11 00:08:48 +01:00
4d3b2ac7e5 zynq::ddr: use different data_bus_width for targets
DDR still works only on the zc706, not on the cora z7-10.
2019-11-11 00:06:35 +01:00
cae02947bc zynq::eth: remove all memory barriers
They were not the solution.
2019-11-10 23:52:55 +01:00
afd96bd887 zynq::clocks: unlock slcr in enable_io() 2019-11-07 00:13:50 +01:00
261455877d zynq::ddr: fix DDR 3x/2x setup, print clocks 2019-11-07 00:13:50 +01:00
ff96bf903b zynq::ddr: only enable_ddr if no clock yet
that's only an issue for the cora z7
2019-11-07 00:13:50 +01:00
d2df5652d0 Revert "zynq: replace unnecessary slcr::unlocked with new"
This reverts commit 6bee1f44f4.
2019-11-07 00:13:50 +01:00
eb56dda44f zynq::slcr::unlocked: fix comment 2019-11-07 00:13:50 +01:00
6e50b32e80 openocd: configure SRST for digilent_jtag_smt2_nc + Zynq
Digilent docs say Zynq boards should connect it to GPIO2.

Closes #2
2019-11-05 12:36:07 +08:00
74c43b3477 zynq::eth::tx: clear entry.word1 for each packet 2019-11-04 02:31:40 +01:00