# Summary
- Before the patch, an extra 1 is added to `target_cpu` and the interrupt will be configured to the wrong CPU target.
| target_cpu | bits set before patch | bits set after patch |
| -----------| ----------- | ----------- |
| core0 | 0b10 (enable interrupt on core1) | 0b01 (enable interrupt on core0) |
| core1 | 0b11 (enable interrupt on core0 & core1)| 0b10 (enable interrupt on core1) |
- [Correct ICDIPTR Register configuration from AMD](https://docs.xilinx.com/r/en-US/ug585-zynq-7000-SoC-TRM/Software-Generated-Interrupts-SGI?tocId=0TsxAmy8MHRPDsayG96K1Q)
Reviewed-on: #109
Co-authored-by: morgan <mc@m-labs.hk>
Co-committed-by: morgan <mc@m-labs.hk>
morgan
Harry Ho
pca006132
Astro