Add MULHSU instruction
This commit is contained in:
parent
15580a74c6
commit
a58842ea94
@ -1,5 +1,9 @@
|
|||||||
from .insn_rv32m_r_type import *
|
from .insn_rv32m_r_type import *
|
||||||
|
|
||||||
|
"""
|
||||||
|
MULH instruction
|
||||||
|
"""
|
||||||
|
|
||||||
class InsnMulh(InsnRV32MRType):
|
class InsnMulh(InsnRV32MRType):
|
||||||
def __init__(self, params):
|
def __init__(self, params):
|
||||||
super().__init__(params, 0b001)
|
super().__init__(params, 0b001)
|
||||||
|
18
rvfi/insns/insn_mulhsu.py
Normal file
18
rvfi/insns/insn_mulhsu.py
Normal file
@ -0,0 +1,18 @@
|
|||||||
|
from .insn_rv32m_r_type import *
|
||||||
|
|
||||||
|
"""
|
||||||
|
MULHSU instruction
|
||||||
|
"""
|
||||||
|
|
||||||
|
class InsnMulhsu(InsnRV32MRType):
|
||||||
|
def __init__(self, params):
|
||||||
|
super().__init__(params, 0b010)
|
||||||
|
def elaborate(self, platform):
|
||||||
|
m = super().elaborate(platform)
|
||||||
|
|
||||||
|
if self.params.altops:
|
||||||
|
m.d.comb += self.spec_rd_wdata.eq(Mux(self.spec_rd_addr, (self.rvfi_rs1_rdata - self.rvfi_rs2_rdata) ^ 0xea3969edecfbe137, 0))
|
||||||
|
else:
|
||||||
|
m.d.comb += self.spec_rd_wdata.eq(Mux(self.spec_rd_addr, (((Mux(self.rvfi_rs1_rdata[-1], 2 ** self.params.xlen - 1, 0) << self.params.xlen) | self.rvfi_rs1_rdata) * self.rvfi_rs2_rdata) >> self.params.xlen, 0))
|
||||||
|
|
||||||
|
return m
|
Loading…
Reference in New Issue
Block a user