Add RV32I I-Type Instruction (Arithmetic Variation)
This commit is contained in:
parent
d60c712704
commit
036f842faa
25
insns/InsnRV32IITypeArith.py
Normal file
25
insns/InsnRV32IITypeArith.py
Normal file
@ -0,0 +1,25 @@
|
||||
from InsnRV32IIType import *
|
||||
|
||||
"""
|
||||
RV32I I-Type Instruction (Arithmetic Variation)
|
||||
"""
|
||||
|
||||
class InsnRV32IITypeArith(InsnRV32IIType):
|
||||
def __init__(self, RISCV_FORMAL_ILEN, RISCV_FORMAL_XLEN, RISCV_FORMAL_CSR_MISA, RISCV_FORMAL_COMPRESSED, funct3):
|
||||
super().__init__(RISCV_FORMAL_ILEN, RISCV_FORMAL_XLEN, RISCV_FORMAL_CSR_MISA, RISCV_FORMAL_COMPRESSED)
|
||||
self.funct3 = funct3
|
||||
def elaborate(self, platform):
|
||||
m = super().elaborate(platform)
|
||||
|
||||
if self.RISCV_FORMAL_CSR_MISA:
|
||||
m.d.comb += self.misa_ok.eq((self.rvfi_csr_misa_rdata & 0) == 0)
|
||||
m.d.comb += self.spec_csr_misa_rmask.eq(0)
|
||||
else:
|
||||
m.d.comb += self.misa_ok.eq(1)
|
||||
|
||||
m.d.comb += self.spec_valid.eq(self.rvfi_valid & (~self.insn_padding) & (self.insn_funct3 == self.funct3) & (self.insn_opcode == 0b0010011))
|
||||
m.d.comb += self.spec_rs1_addr.eq(self.insn_rs1)
|
||||
m.d.comb += self.spec_rd_addr.eq(self.insn_rd)
|
||||
m.d.comb += self.spec_pc_wdata.eq(self.rvfi_pc_rdata + 4)
|
||||
|
||||
return m
|
Loading…
Reference in New Issue
Block a user