M-Labs/riscv-formal-nmigen
6
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
A port of [riscv-formal](https://github.com/SymbioticEDA/riscv-formal) to nMigen
204 Commits 1 Branch 0 Tags 683 KiB
Python 99.4%
Nix 0.6%
036f842faa
Go to file
Donald Sebastian Leung 036f842faa Add RV32I I-Type Instruction (Arithmetic Variation)
2020-08-10 17:12:09 +08:00
insns Add RV32I I-Type Instruction (Arithmetic Variation) 2020-08-10 17:12:09 +08:00
LICENSE Fix copyright holder in license 2020-08-03 12:19:14 +08:00
README.md Begin re-organization of project structure 2020-08-06 12:36:01 +08:00

README.md

riscv-formal-nmigen

A port of riscv-formal to nMigen

Dependencies

Build

TODO

Scope

As with the original riscv-formal, support is planned for the RV32I and RV64I base ISAs, as well as the M and C extensions and combinations thereof (e.g. RV32IM, RV64IMC).

License

See LICENSE