2020-08-17 11:50:53 +08:00
|
|
|
from .insn_rv32i_r_type import *
|
2020-08-07 15:39:46 +08:00
|
|
|
|
2020-08-07 16:06:15 +08:00
|
|
|
"""
|
|
|
|
|
SRL instruction
|
|
|
|
|
"""
|
|
|
|
|
|
2020-08-07 15:39:46 +08:00
|
|
|
class InsnSrl(InsnRV32IRType):
|
2020-08-12 13:28:30 +08:00
|
|
|
def __init__(self, RISCV_FORMAL_ILEN, RISCV_FORMAL_XLEN, RISCV_FORMAL_CSR_MISA):
|
|
|
|
|
super().__init__(RISCV_FORMAL_ILEN, RISCV_FORMAL_XLEN, RISCV_FORMAL_CSR_MISA, 0b0000000, 0b100, 0b0110011)
|
2020-08-07 15:39:46 +08:00
|
|
|
def elaborate(self, platform):
|
2020-08-10 11:15:05 +08:00
|
|
|
m = super().elaborate(platform)
|
2020-08-07 15:39:46 +08:00
|
|
|
|
|
|
|
|
m.d.comb += self.spec_rd_wdata.eq(Mux(self.spec_rd_addr, self.rvfi_rs1_rdata >> Mux(self.RISCV_FORMAL_XLEN == 64, self.rvfi_rs2_rdata[:6], self.rvfi_rs2_rdata[:5]), 0))
|
|
|
|
|
|
|
|
|
|
return m
|
