riscv-formal-nmigen/rvfi/insns/insn_sraiw.py

19 lines
662 B
Python
Raw Normal View History

2020-08-27 13:52:20 +08:00
from .insn_rv64i_i_type_shift import *
"""
SRAIW instruction
"""
class InsnSraiw(InsnRV64IITypeShift):
def __init__(self, params):
super().__init__(params, 0b010000, 0b101)
2020-08-28 12:30:39 +08:00
2020-08-27 13:52:20 +08:00
def elaborate(self, platform):
m = super().elaborate(platform)
result = Signal(32)
m.d.comb += result.eq((Value.as_signed(self.rvfi_rs1_rdata[:32]) >> self.insn_shamt) | (-(Value.as_signed(self.rvfi_rs1_rdata[:32]) < 0) << (32 - self.insn_shamt))) # https://stackoverflow.com/a/25207042
m.d.comb += self.spec_rd_wdata.eq(Mux(self.spec_rd_addr, (Mux(result[31], 2 ** (self.params.xlen - 32) - 1, 0) << 32) | result, 0))
return m