2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-18 16:06:30 +08:00
Commit Graph

1552 Commits

Author SHA1 Message Date
fcb668f465 travis,conda: python 3.5 2015-10-04 23:03:31 +08:00
e46ba83513 rtio/dds: use rio_phy domain to reset FTW tracker. Closes #120 2015-10-04 22:53:51 +08:00
078a37bf1f examples: add basic DDS frequency setter with dynamic DDB scan 2015-10-04 18:30:29 +08:00
b3584bc190 language,master,run: support raw access to DDB from experiments. Closes #123 2015-10-04 18:29:39 +08:00
512bc79484 master: consistent db function argument names 2015-10-04 18:27:44 +08:00
168af9589e gui/moninj: fix problems with dynamic modification of DDB 2015-10-04 17:55:57 +08:00
0e3927b01a master: support DDB rescan 2015-10-04 17:38:07 +08:00
50a5a3baf0 environment: attr_* -> setattr_* 2015-10-04 00:18:21 +08:00
090a7e5871 test/sync_struct: cleanup 2015-10-03 19:40:11 +08:00
f552d62b69 use Python 3.5 coroutines 2015-10-03 19:28:57 +08:00
b117b9320d asyncio.async -> asyncio.ensure_future 2015-10-03 14:37:02 +08:00
125503139e remove workaround for Python bug in asyncio process.wait(). Requires Python 3.5. Closes #58 2015-10-03 14:33:18 +08:00
4b2a99b090 indent 2015-10-03 14:00:48 +08:00
cd3107ba75 do not use deprecated asyncio.JoinableQueue 2015-10-03 13:59:18 +08:00
34b9f7e901 examples/speed_benchmark: remove decimals on nruns 2015-10-03 13:55:57 +08:00
whitequark
75c94b40d9 CONTRIBUTING: s/real name/legal name/. 2015-09-09 16:08:58 +08:00
01416bb0be copyright: claim contributions
These are contributions of >= 30% or >= 20 lines (half-automated).

I hereby resubmit all my previous contributions to the ARTIQ project
under the following terms:

    This program is free software: you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version.

    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with this program.  If not, see <http://www.gnu.org/licenses/>.

Closes #130

Signed-off-by: Robert Jordens <jordens@gmail.com>
2015-09-06 16:08:57 -06:00
2bd27a3170 update copyright/license 2015-09-05 15:50:34 -06:00
eb554f86f9 dds: do not reset AD9914 2015-09-05 14:52:25 -06:00
d621780206 language/scan: mark scan objects 2015-09-05 14:42:19 -06:00
Raghavendra Srinivas
b3831d3387 dds: support amplitude tuning on AD9914
Closes #108
2015-09-05 13:15:09 -06:00
2921bd6501 pxi6733: minor mediator fixes 2015-09-04 18:53:50 -06:00
Yann Sionneau
63d4907c65 pxi6733: replace print by logger.debug 2015-09-05 01:22:57 +02:00
Yann Sionneau
7dfd11e2f0 pxi6733: try to fix ping method 2015-09-05 00:07:58 +02:00
6e5b71a43e coredevice/comm_tcp: disable socket timeout after connect
Reads may block indefinitely.
2015-09-03 09:59:24 -06:00
8253739992 dds: increase DAC calibration time 2015-09-03 09:52:04 -06:00
136d44d9db gui/moninj: display comments 2015-09-01 14:25:20 -06:00
6dba0e94c5 gui/moninj: wrap DDS frequency 2015-09-01 13:26:49 -06:00
a059ebf36a tools/get_experiment: do not autodetect experiments starting with _ 2015-09-01 13:21:03 -06:00
Yann Sionneau
f602928e89 manual: ARTIQ requires python 3.4.3 or above 2015-09-01 16:46:12 +02:00
Yann Sionneau
fde6f42454 conda: add conda package recipe for pythonparser. Closes #122 2015-09-01 16:13:30 +02:00
Yann Sionneau
4a907dcb33 conda: add binutils-or1k-linux dependency to artiq package 2015-09-01 12:13:24 +02:00
Yann Sionneau
93a2e7fd85 conda: add binutils-or1k-linux package recipe 2015-09-01 12:08:43 +02:00
Yann Sionneau
8dcec8a997 llvmlite: update conda pkg and fix Windows build 2015-08-31 16:21:15 +02:00
Yann Sionneau
fc1c7c2bed setup.py: automate installation of llvmlite_artiq dependency 2015-08-28 18:00:32 +02:00
Yann Sionneau
2056831c05 manual: add install instructions for pygit2 2015-08-28 17:50:39 +02:00
1cace1cd91 style 2015-08-28 16:30:33 +08:00
031d8d0890 doc/manual: add note about bidirectional TTL in tutorial 2015-08-28 16:29:56 +08:00
a36a50ba0d comm_tcp: add connect timeout 2015-08-28 16:23:23 +08:00
Yann Sionneau
241b7651a2 manual: fix typo in package name 2015-08-28 09:51:53 +02:00
c7d9bb7edd Merge branch 'master' of github.com:m-labs/artiq 2015-08-28 10:00:16 +08:00
ebfd8c937c language/environment: fix set_* with parent 2015-08-28 10:00:04 +08:00
Yann Sionneau
4d84ec7742 update lx45 bscan bitstream url which wget could not fetch on some systems 2015-08-27 21:38:00 +02:00
Yann Sionneau
4a16ea111c worker, scheduler: fix unit tests on Windows 2015-08-27 18:23:26 +02:00
Yann Sionneau
7db0498a9a artiq_flash: dont prepend the runtime file with mezzanine board directory if using -d 2015-08-27 11:02:06 +02:00
90ce54d8d5 gateware/dds/monitor: support onehot selection, strip reset 2015-08-27 15:54:01 +08:00
0fe0f4d433 dds: fix phase computation. Closes #79. 2015-08-27 11:09:33 +08:00
f07c7e9c6f runtime/dds: fix AD9914 register initialization values
Thanks Raghavendra Srinivas for the help. Closes #114.
2015-08-27 10:47:44 +08:00
1991b3c910 coredevice/TTLClockGen: fix attribute init 2015-08-27 09:48:11 +08:00
Yann Sionneau
4cb0d4589e manual: fix some typos 2015-08-26 16:14:16 +02:00