|
|
83d3b97b23
|
coredevice/comm_serial: give up on garbage received after baudrate change
|
2014-12-02 16:04:41 +08:00 |
|
|
|
cad5933709
|
transforms/inline: do not writeback bool
|
2014-12-02 15:53:41 +08:00 |
|
|
|
649fedd656
|
coredevice/core: fix recover_underflow
|
2014-12-02 15:31:09 +08:00 |
|
|
|
fc690ead75
|
runtime: support clock switching
|
2014-12-02 14:06:32 +08:00 |
|
|
|
94218f785e
|
comm_serial: cleanup
|
2014-12-02 11:09:02 +08:00 |
|
Yann Sionneau
|
20adb57140
|
comm_serial: allow to use dynamic baudrate
|
2014-12-02 10:42:14 +08:00 |
|
Yann Sionneau
|
3ff3afe696
|
manual: use theme options which looks like m-labs web site
|
2014-12-02 10:32:27 +08:00 |
|
Yann Sionneau
|
0c20445413
|
lda: allow to simulate without needing hidapi
This also fixes some old style string formating
|
2014-12-01 19:39:13 +08:00 |
|
|
|
c591f1a74d
|
targets/ARTIQMiniSoC: support dynamic switching of RTIO clock to XTRIG
|
2014-12-01 18:53:29 +08:00 |
|
|
|
57d633f48e
|
rtio: remove unnecessary attributes
|
2014-12-01 17:47:24 +08:00 |
|
|
|
cd587e4f12
|
rtio: do housekeeping in gateware
|
2014-12-01 17:32:36 +08:00 |
|
|
|
99d530e498
|
targets/ARTIQMiniSoC: remove 2 TTL channels to make room in FPGA
|
2014-12-01 17:31:35 +08:00 |
|
|
|
3a27f49bff
|
frontend/runelf: use new Comm
|
2014-12-01 15:24:38 +08:00 |
|
|
|
2146e58d20
|
frontend: rename files to avoid conflicts
|
2014-12-01 15:20:35 +08:00 |
|
|
|
50e0bf3280
|
rtio: optimize flag handling
|
2014-12-01 14:29:50 +08:00 |
|
|
|
572eecc57b
|
rtio: stricter upper bound on guard time to avoid race condition
|
2014-12-01 14:27:03 +08:00 |
|
|
|
d50dbc0e73
|
coredevice/runtime_exceptions: update RTIO exception behaviour doc
|
2014-12-01 13:57:25 +08:00 |
|
|
|
7166ca82d1
|
targets/ARTIQMiniSoC: map RTIO CSRs directly on Wishbone (reduces programming time by 30%)
|
2014-11-30 22:31:55 +08:00 |
|
|
|
1f6441948d
|
more TTL channels and larger input FIFOs on Papilio Pro
|
2014-11-30 15:50:57 +08:00 |
|
|
|
e5286c57ab
|
rtio: fix input FIFO depth config
|
2014-11-30 12:12:35 +08:00 |
|
|
|
bf745e53c9
|
rtio: register FIFO output to improve timing
|
2014-11-30 10:51:12 +08:00 |
|
|
|
dda4002ae1
|
rtio/phy: fix input synchronization
|
2014-11-30 10:50:48 +08:00 |
|
|
|
c78c5a2b4f
|
rtio: fix guard cycle computation
|
2014-11-30 01:00:52 +08:00 |
|
|
|
39c4b5416f
|
targets/ARTIQMiniSoC: 125MHz RTIO clocking
|
2014-11-30 01:00:27 +08:00 |
|
|
|
9aafe89518
|
rtio: use Record
|
2014-11-30 00:59:39 +08:00 |
|
|
|
901073acf3
|
asynchronous RTIO
|
2014-11-30 00:13:54 +08:00 |
|
|
|
9c41f98d70
|
lda_controller: fix memory leak
|
2014-11-29 11:19:03 +08:00 |
|
|
|
26180e7905
|
manual/drivers_reference: add lda
|
2014-11-29 11:04:13 +08:00 |
|
|
|
8f18d8d492
|
devices: use underscore in filenames to permit import
|
2014-11-29 11:03:52 +08:00 |
|
|
|
8593ac85fd
|
doc/manual/writing_a_driver: use underscore in filenames
|
2014-11-29 10:57:23 +08:00 |
|
Yann Sionneau
|
81ab801fe4
|
lda: filter reports when waiting for command response
|
2014-11-29 10:50:41 +08:00 |
|
Yann Sionneau
|
075e540032
|
lda: separate simulation class
|
2014-11-29 10:50:12 +08:00 |
|
Yann Sionneau
|
b9e7fdb80e
|
lda: add docstring
|
2014-11-29 10:49:43 +08:00 |
|
|
|
44ec3eae3d
|
soc/target: use minicon by default
|
2014-11-28 10:21:43 +08:00 |
|
|
|
41ecf09873
|
doc/manual/installing: add missing cd
|
2014-11-27 22:27:18 +08:00 |
|
|
|
6e219469fe
|
py2llvm: support operations between fractions and floats
|
2014-11-27 18:52:45 +08:00 |
|
|
|
f12389cdd4
|
doc/manual: add controller default TCP port list
|
2014-11-25 20:24:57 +08:00 |
|
|
|
dc27c2e3ad
|
lda: remove excessive verbosity
|
2014-11-25 19:59:53 +08:00 |
|
|
|
57e25c7af1
|
lda: minor fixes and refactoring
|
2014-11-25 19:56:28 +08:00 |
|
Yann Sionneau
|
744e7841c6
|
devices: initial LDA controller
|
2014-11-25 19:51:28 +08:00 |
|
|
|
a3f981726a
|
units: error checking
|
2014-11-22 16:56:51 -08:00 |
|
|
|
d59d110f78
|
doc/manual: add ports to index
|
2014-11-21 18:08:40 -08:00 |
|
|
|
ab88c6d0b8
|
transforms/lower_units: fix bugs and add unit test
|
2014-11-21 18:08:14 -08:00 |
|
|
|
8d59f843fb
|
doc/manual: add FPGA board info and TTL line assignments
|
2014-11-21 16:39:22 -08:00 |
|
|
|
35d4f75b65
|
transforms: PEP8
|
2014-11-21 15:55:39 -08:00 |
|
|
|
65567e1201
|
soc/target: remap RTIO to avoid conflict with Ethernet MAC+PHY
|
2014-11-21 15:51:51 -08:00 |
|
|
|
1f92e19f2b
|
transforms/fold_constants: support decimal fractions
|
2014-11-21 15:51:20 -08:00 |
|
|
|
57cc6479c4
|
pyon: fraction support
|
2014-11-21 11:30:37 -08:00 |
|
|
|
64866a0f49
|
pc_rpc: add init magic string
|
2014-11-20 14:21:41 -08:00 |
|
|
|
914bdd95d5
|
runtime: use booleans in syscalls
|
2014-11-20 12:49:09 -08:00 |
|
