1
0
forked from M-Labs/zynq-rs
Bare-metal Rust on Zynq-7000
Go to file
2019-05-23 23:18:36 +02:00
.cargo PoC: boot, uart output in qemu 2019-05-05 14:56:23 +02:00
src eth: no unsafe, note, add qbar register fields 2019-05-23 23:18:36 +02:00
build.rs PoC: boot, uart output in qemu 2019-05-05 14:56:23 +02:00
Cargo.lock PoC: boot, uart output in qemu 2019-05-05 14:56:23 +02:00
Cargo.toml Cargo.toml: don't disable lto for profile.release 2019-05-23 16:06:17 +02:00
default.nix PoC: boot, uart output in qemu 2019-05-05 14:56:23 +02:00
link.x PoC: boot, uart output in qemu 2019-05-05 14:56:23 +02:00
qemu.gdb PoC: boot, uart output in qemu 2019-05-05 14:56:23 +02:00
README.md README 2019-05-20 01:21:48 +02:00
runner.sh PoC: boot, uart output in qemu 2019-05-05 14:56:23 +02:00
shell.nix PoC: boot, uart output in qemu 2019-05-05 14:56:23 +02:00

Debugging

Using the Xilinx toolchain

Run the Xilinx Microprocessor Debugger:

/opt/Xilinx/14.7/ISE_DS/EDK/bin/lin64/xmd

Connect to target (given it is connected and you have permissions):

connect arm hw

Leave xmd running.

Start the Xilinx version of the GNU debugger with your latest build:

/opt/Xilinx/14.7/ISE_DS/EDK/gnu/arm/lin/bin/arm-xilinx-linux-gnueabi-gdb zc706

Connect the debugger to xmd over TCP on localhost:

target remote :1234

Proceed using gdb with load, c

Using OpenOCD: not working