Robert Jördens 0433e8f4fe urukul: add sync_in generator ... for #1143 Signed-off-by: Robert Jördens <rj@quartiq.de>		2018-11-05 19:36:30 +01:00
..
kasli_basic	urukul: add sync_in generator	2018-11-05 19:36:30 +01:00
kasli_sawgmaster	kasli: use SFP LEDs to show DRTIO link status. Closes #1073	2018-08-19 13:04:41 +08:00
kasli_suservo	suservo: extract boilerplate	2018-06-01 15:37:07 +00:00
kasli_tester	kasli/tester: fill all 12 EEM	2018-08-29 18:09:09 +00:00
kc705_nist_clock	test: dds → ad9914dds	2018-08-09 16:55:09 +08:00
master	test: dds → ad9914dds	2018-08-09 16:55:09 +08:00
no_hardware	enviromnment: rename 'save' in set_dataset to 'archive'. Closes #1171	2018-10-21 12:08:34 +08:00
sayma_master	sayma: update fmcdio_vhdci_eem demo	2018-07-19 15:47:20 +08:00
sayma_masterdac	examples: sayma_drtio → sayma_masterdac	2018-07-17 20:32:30 +08:00
sayma_standalone	examples: change Sayma sines frequency to 9MHz	2018-06-20 22:40:07 +08:00
artiq_ipython_notebook.ipynb	generate device database from executable python file	2017-05-18 23:14:55 +08:00
fit_image.py	ship examples with package	2016-04-05 13:59:39 +08:00
remote_exec_controller.py	python3.5 -> python3	2017-01-30 09:24:43 +08:00