srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

board_misoc: build vectors.S with rv64 target in misoc 

Signed-off-by: occheung <dc@m-labs.hk>
This commit is contained in:
occheung 2021-07-15 15:51:57 +08:00
parent b87ea79d51
commit 46102ee737
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
artiq/firmware/libboard_misoc/build.rs
View File

@ -13,6 +13,7 @@ fn main() {
println!("cargo:rerun-if-changed={}", vectors_path.to_str().unwrap()); println!("cargo:rerun-if-changed={}", vectors_path.to_str().unwrap());
cc::Build::new() cc::Build::new()
.flag("--target=riscv64-unknown-elf")
.file(vectors_path) .file(vectors_path)
.compile("vectors"); .compile("vectors");
} }