sinara-hw
/
datasheets
7
1
Fork 3
Code Issues 8 Pull Requests Projects Releases Wiki Activity

1124: add insn for clock configuation setup

This commit is contained in:
occheung 2022-08-11 10:48:50 +08:00
parent 4b9822c07e
commit ebc1235847
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
1124.tex
View File

@ -273,6 +273,12 @@ Kasli 2.0 supports a set of clock systhesizing options for the (D)RTIO system:
Alternatively, the clock synthesizer can be bypassed using the \texttt{ext0\char`_bypass} clocking option, where the RTIO clock is directly supplied to the SMA connector. Alternatively, the clock synthesizer can be bypassed using the \texttt{ext0\char`_bypass} clocking option, where the RTIO clock is directly supplied to the SMA connector.
The resulting clock signal is then routed to both the RTIO system and downstream DRTIO satellites. The resulting clock signal is then routed to both the RTIO system and downstream DRTIO satellites.
Clocking options should be configured by setting the value of the \texttt{rtio} key to the desired configuration through \texttt{artiq\char`_coremgmt}.
For example, the RTIO frequency is synthesized from the external 10 MHz from the SMA connector after issuing the following command.
\begin{minted}{bash}
artiq_coremgmt config write -s rtio ext0_synth0_10to125
\end{minted}
\subsection{DRTIO Satellite} \subsection{DRTIO Satellite}
The RTIO clock is first recovered from the SFP transceiver connected to the upstream device. The signal is then cleaned by Si5324 clock synthesizer. The RTIO clock is first recovered from the SFP transceiver connected to the upstream device. The signal is then cleaned by Si5324 clock synthesizer.
The resulting clock signal is then routed to the RTIO system and downstream DRTIO satellties. The resulting clock signal is then routed to the RTIO system and downstream DRTIO satellties.