sinara-hw
/
Syrostan
5
0
Fork 0
Code Issues 2 Pull Requests Projects Releases Wiki Activity
52 Commits
1 Branch
0 Tags
40 MiB
KiCad Schematic 100%
 
Go to file
Jack-Zheng 74e9c8aab6 all: export fabrication output 2021-07-12 12:02:45 +08:00
FabricationOutput all: export fabrication output 2021-07-12 12:02:45 +08:00
STM32CubeMx CurrentSenser: connect reference voltage to MCU ADC 2021-07-10 13:19:05 +08:00
TestAutomation.pretty PCB: add screw hole keep out 2021-07-12 11:29:03 +08:00
.gitignore all: update gitignore; remove redundant files 2021-06-22 09:44:50 +08:00
CurrentSenser.sch CurrentSense, HSADC: add decoupling caps; Power: add 3.3V output fuse; HSADC: add ESD protection; PCB: add logo 2021-07-09 20:18:06 +08:00
Ethernet.sch CurrentSense: connect FAULT signal to MCU 2021-07-09 16:07:40 +08:00
FPGA.sch PCB: add screw hole keep out 2021-07-12 11:29:03 +08:00
HighSpeedADC.sch CurrentSenser: connect reference voltage to MCU ADC 2021-07-10 13:19:05 +08:00
LVDS_IO.sch CurrentSense: connect FAULT signal to MCU 2021-07-09 16:07:40 +08:00
MCU.sch CurrentSenser: connect reference voltage to MCU ADC 2021-07-10 13:19:05 +08:00
Power.sch PCB: add screw hole keep out 2021-07-12 11:29:03 +08:00
TestAutomation-BOM.csv all: export fabrication output 2021-07-12 12:02:45 +08:00
TestAutomation.bck all: update gitigore to fix symbol and footpin bugs; replace messy libs into one 2021-06-21 16:05:17 +08:00
TestAutomation.dcm all: update gitigore to fix symbol and footpin bugs; replace messy libs into one 2021-06-21 16:05:17 +08:00
TestAutomation.kicad_pcb all: export fabrication output 2021-07-12 12:02:45 +08:00
TestAutomation.lib HSADC: change from AC coupling to DC coupling; PCB: finish HSADC layout; LVDS&IO: fix name issue 2021-07-09 14:36:13 +08:00
TestAutomation.net PCB: finish LVDS routing 2021-06-24 15:43:31 +08:00
TestAutomation.pro PCB: add screw hole keep out 2021-07-12 11:29:03 +08:00
TestAutomation.sch CurrentSenser: connect reference voltage to MCU ADC 2021-07-10 13:19:05 +08:00
fp-lib-table all: update gitigore to fix symbol and footpin bugs; replace messy libs into one 2021-06-21 16:05:17 +08:00
sym-lib-table all: update gitigore to fix symbol and footpin bugs; replace messy libs into one 2021-06-21 16:05:17 +08:00