sinara-hw
/
Syrostan
5
0
Fork 0
Code Issues 2 Pull Requests Projects Releases Wiki Activity
36 Commits 1 Branch 0 Tags 40 MiB
KiCad Schematic 100%
Go to file
Jack-Zheng 17127387c9 PCB: optimize buck converter and shunt resistor layout 2021-06-30 11:36:53 +08:00
FabricationOutput PCB: fix GND polygon dead zones; all: export BOM 2021-06-29 10:26:02 +08:00
STM32CubeMx TestAutomation: replace messy wires with bus 2021-06-21 12:10:31 +08:00
TestAutomation.pretty LVDS&IO: add fpga flash config; all: fix connection bugs; PCB: initialize component positions and layout 2021-06-22 16:34:02 +08:00
.gitignore all: update gitignore; remove redundant files 2021-06-22 09:44:50 +08:00
CurrentSenser.sch PCB: finish LVDS routing 2021-06-24 15:43:31 +08:00
Ethernet.sch PCB: finish LVDS routing 2021-06-24 15:43:31 +08:00
FPGA.sch PCB: replace LVDS resistors with 0201 package, optimize LVDS pairs layout 2021-06-29 16:49:26 +08:00
HighSpeedADC.sch LVDS&IO: add fpga flash config; all: fix connection bugs; PCB: initialize component positions and layout 2021-06-22 16:34:02 +08:00
LVDS&IO.sch FPGA: modify pin connections for convenient layout routing; PCB: finish FPGA IO, FSMC, ADC BUS, Power routing 2021-06-25 16:57:46 +08:00
MCU.sch PCB: finish routing 2021-06-28 15:40:16 +08:00
Power.sch FPGA: modify pin connections for convenient layout routing; PCB: finish FPGA IO, FSMC, ADC BUS, Power routing 2021-06-25 16:57:46 +08:00
TestAutomation.bck all: update gitigore to fix symbol and footpin bugs; replace messy libs into one 2021-06-21 16:05:17 +08:00
TestAutomation.dcm all: update gitigore to fix symbol and footpin bugs; replace messy libs into one 2021-06-21 16:05:17 +08:00
TestAutomation.kicad_pcb PCB: optimize buck converter and shunt resistor layout 2021-06-30 11:36:53 +08:00
TestAutomation.lib all: update gitigore to fix symbol and footpin bugs; replace messy libs into one 2021-06-21 16:05:17 +08:00
TestAutomation.net PCB: finish LVDS routing 2021-06-24 15:43:31 +08:00
TestAutomation.pro FPGA: modify pin connections for convenient layout routing; PCB: finish FPGA IO, FSMC, ADC BUS, Power routing 2021-06-25 16:57:46 +08:00
TestAutomation.sch PCB: finish LVDS routing 2021-06-24 15:43:31 +08:00
fp-lib-table all: update gitigore to fix symbol and footpin bugs; replace messy libs into one 2021-06-21 16:05:17 +08:00
sym-lib-table all: update gitigore to fix symbol and footpin bugs; replace messy libs into one 2021-06-21 16:05:17 +08:00