zynq-rs/libsupport_zynq/src/abort.rs

50 lines
1.3 KiB
Rust
Raw Normal View History

use libregister::RegisterR;
use libcortex_a9::{regs::{DFSR, MPIDR}, interrupt_handler};
use libboard_zynq::{println, stdio};
2019-11-11 09:37:06 +08:00
interrupt_handler!(UndefinedInstruction, undefined_instruction, __irq_stack0_start, __irq_stack1_start, {
stdio::drop_uart();
2020-07-06 21:02:46 +08:00
println!("UndefinedInstruction");
loop {}
});
interrupt_handler!(SoftwareInterrupt, software_interrupt, __irq_stack0_start, __irq_stack1_start, {
2020-07-06 21:02:46 +08:00
stdio::drop_uart();
println!("SoftwareInterrupt");
loop {}
});
interrupt_handler!(PrefetchAbort, prefetch_abort, __irq_stack0_start, __irq_stack1_start, {
2020-07-06 21:02:46 +08:00
stdio::drop_uart();
println!("PrefetchAbort");
2019-11-11 09:37:06 +08:00
loop {}
});
2019-11-11 09:37:06 +08:00
interrupt_handler!(DataAbort, data_abort, __irq_stack0_start, __irq_stack1_start, {
stdio::drop_uart();
println!("DataAbort on core {}", MPIDR.read().cpu_id());
2020-06-25 04:23:05 +08:00
println!("DFSR: {:03X}", DFSR.read());
2019-11-11 09:37:06 +08:00
loop {}
});
2020-07-06 21:02:46 +08:00
interrupt_handler!(ReservedException, reserved_exception, __irq_stack0_start, __irq_stack1_start, {
2020-07-06 21:02:46 +08:00
stdio::drop_uart();
println!("ReservedException");
loop {}
});
2020-07-06 21:02:46 +08:00
#[cfg(feature = "dummy_irq_handler")]
interrupt_handler!(IRQ, irq, __irq_stack0_start, __irq_stack1_start, {
2020-07-06 21:02:46 +08:00
stdio::drop_uart();
println!("IRQ");
loop {}
});
2020-07-06 21:02:46 +08:00
interrupt_handler!(FIQ, fiq, __irq_stack0_start, __irq_stack1_start, {
2020-07-06 21:02:46 +08:00
stdio::drop_uart();
println!("FIQ");
loop {}
});