forked from M-Labs/artiq
1
0
Fork 0
artiq/artiq/gateware/rtio
Jonathan Coates ea9fe9b4e1
dma: fix off-by-one error in RawSlicer (#2090)
Signed-off-by: Jonathan Coates <jonathan.coates@oxionics.com>
2023-05-23 11:15:39 +08:00
..
phy remove Sayma and Metlino support 2023-01-06 17:41:12 +08:00
sed rtio: remove support for async mode 2023-01-06 18:22:05 +08:00
__init__.py cri: fix firmware routing table access 2018-09-12 18:08:16 +08:00
analyzer.py dma: set conversion granularity using bus width 2021-11-08 16:59:08 +08:00
cdc.py simplify tsc with no rtio/sys clk distinction 2022-11-01 08:12:54 +08:00
channel.py use FutureWarning instead of DeprecationWarning 2018-10-21 12:14:51 +08:00
core.py rtio: SED, InputCollector use rio clock domain 2023-04-28 17:49:12 +08:00
cri.py rtio: remove support for async mode 2023-01-06 18:22:05 +08:00
dma.py dma: fix off-by-one error in RawSlicer (#2090) 2023-05-23 11:15:39 +08:00
input_collector.py rtio: remove support for async mode 2023-01-06 18:22:05 +08:00
moninj.py moninj: do not require a rsys clock domain 2017-02-20 15:52:48 +08:00
rtlink.py rtlink: sanity-check parameters 2018-11-26 01:14:02 +08:00
tsc.py rtio: remove support for async mode 2023-01-06 18:22:05 +08:00
xilinx_clocking.py remove RTIOClockMultiplier 2023-01-06 17:59:18 +08:00