forked from M-Labs/artiq
1
0
Fork 0
artiq/artiq
Robert Jördens 324660ab40 rt2wb, exceptions: remove RTIOTimeout
Assume that rt2wb transactions either collide and are then
reported (https://github.com/m-labs/artiq/issues/308) or that
they complete and the delay with which they complete does not matter.

If a transaction is ack'ed with a delay because the WB core's downstream
logic is busy, that may lead to a later collision with another WB
transaction.
2016-03-01 14:44:07 +01:00
..
applets applets: workaround 'garbage on sides of embedded windows' bug on Windows 2016-02-21 21:32:21 +08:00
compiler Fix tests. 2016-02-27 13:40:37 +00:00
coredevice rt2wb, exceptions: remove RTIOTimeout 2016-03-01 14:44:07 +01:00
devices pdq2.mediator: minor tweaks 2016-02-24 18:11:05 +01:00
frontend artiq_flash: use term 'gateware' 2016-02-29 20:45:41 +01:00
gateware gateware.spi: delay only writes to data register, update doc 2016-03-01 14:14:38 +01:00
gui gui: add logo to MDI area 2016-02-21 08:06:52 +08:00
language Rename 'with parallel' to 'with interleave' (#265). 2016-02-22 13:24:43 +00:00
master fix indentation 2016-02-29 21:32:48 +08:00
protocols protocols/pc_rpc: raise asyncio line length limit for client 2016-02-22 13:04:21 +08:00
runtime rt2wb, exceptions: remove RTIOTimeout 2016-03-01 14:44:07 +01:00
sim sim: align API closer to non-sim 2016-02-23 21:01:03 +01:00
test Revert wrong parts of 6bd16e44. 2016-02-27 13:15:49 +00:00
wavesynth coefficients: fix constant zero 2016-02-23 17:56:38 +01:00
__init__.py artiq_dir: move out of tools to unlink dependencies 2016-01-25 18:15:50 -07:00
_version.py versioneer: remote tag_prefix = v 2016-01-18 21:28:09 -07:00
experiment.py artiq.experiment: merge language and coredevice namespaces 2016-01-25 17:24:00 -07:00
tools.py tools/file_import: make sure sys.path is always restored 2016-01-31 20:33:17 +01:00