|
|
e67a289e2b
|
examples: add SAWG sines (DAC synchronization test)
|
2018-02-13 20:02:51 +08:00 |
|
Florent Kermarrec
|
bfdda340fd
|
drtio/transceiver/gtp_7series: use parameters from xilinx wizard
|
2018-02-13 00:23:59 +01:00 |
|
Florent Kermarrec
|
180c28551d
|
drtio/gateware/transceiver/gtp_7series: add power down state before reset on rx (seems to make restart reliable)
|
2018-02-09 20:17:02 +01:00 |
|
|
|
2d4a1340ea
|
sayma_amc: remove RTM bitstream upload core. Closes #908
|
2018-02-07 12:27:35 +08:00 |
|
whitequark
|
61c64a76be
|
gateware: use a per-variant subfolder in --output-dir. (fixes #912)
This commit also adds support for --variant and --args
to artiq-devtool.
|
2018-02-06 08:19:01 +00:00 |
|
Florent Kermarrec
|
e80b481032
|
firmware/libboard_artiq/hmc830_7043.rs: add template for sys_ref phase configuration for dac1/dac2 and fpga
|
2018-02-05 13:40:17 +01:00 |
|
Florent Kermarrec
|
e50bebb63d
|
firmware/liboard_artiq/ad9154.rs: add checks for jesd subclass 1 (verify that we receive the sysref and that phase error is within the specified window error threshold).
|
2018-02-05 13:39:30 +01:00 |
|
|
|
4c22d64ee4
|
conda: sync artiq/artiq-dev dependencies
|
2018-01-30 08:36:55 +01:00 |
|
|
|
9fca7b8faa
|
artiq_flash: also report sayma AMC SYSMONE1 data
requires hardware patch (https://github.com/m-labs/sinara/issues/495)
|
2018-01-30 15:17:11 +08:00 |
|
|
|
fb8c779b4f
|
artiq_flash: report XADC data
* bump openocd
* only kasli, kc705, sayma rtm so far
|
2018-01-30 14:56:50 +08:00 |
|
whitequark
|
807eb1155b
|
Update smoltcp.
Fixes #902.
|
2018-01-30 03:29:08 +00:00 |
|
whitequark
|
a669652854
|
artiq_flash: tell openocd to not listen on any network ports.
|
2018-01-30 03:12:06 +00:00 |
|
whitequark
|
0edc34a9e5
|
artiq_devtool: the proxy artiq_flash action doesn't exist anymore.
|
2018-01-28 15:19:17 +00:00 |
|
whitequark
|
9a94482c6e
|
conda: fix typo in 885ab409.
|
2018-01-28 15:18:52 +00:00 |
|
whitequark
|
79ea454ec1
|
conda: use $SP_DIR instead of $PREFIX/lib/python3.5/site-packages. (#652)
This removes the last hardcoded python3.5 reference.
|
2018-01-28 14:29:19 +00:00 |
|
whitequark
|
885ab40946
|
conda: split RTM and AMC packages back.
This avoids multiplying the RTM compilation time by the number
of AMC packages.
|
2018-01-28 14:27:55 +00:00 |
|
whitequark
|
11a8b84355
|
Merge the build trees of sayma_amc and sayma_rtm targets.
This also makes them a single artiq_flash target, and a single
conda package.
|
2018-01-27 19:54:31 +00:00 |
|
whitequark
|
0b9c551962
|
artiq_flash: implement flash read functionality.
|
2018-01-27 19:54:31 +00:00 |
|
|
|
0aacdb0458
|
tools: add missing import
|
2018-01-28 02:12:46 +08:00 |
|
|
|
6f90a43df2
|
examples: reorganize for new hardware
|
2018-01-28 02:11:45 +08:00 |
|
|
|
67625fe912
|
test: check kernel overhead credibility
|
2018-01-28 01:02:03 +08:00 |
|
|
|
e8ed3475ea
|
test: add kernel overhead test (#407)
|
2018-01-28 01:00:59 +08:00 |
|
|
|
3231d8b235
|
RELEASE_NOTES: 3.3
|
2018-01-28 00:18:01 +08:00 |
|
whitequark
|
eed2db3a98
|
artiq_flash: make the proxy action unnecessary.
|
2018-01-27 15:43:27 +00:00 |
|
whitequark
|
d58393a1e5
|
runtime: build with -Cpanic=unwind.
This is required for backtraces to function. I'm not sure how it
turned out that master had -Cpanic=abort.
|
2018-01-26 23:01:24 +00:00 |
|
whitequark
|
08101b631d
|
artiq_devtool: fix typo.
|
2018-01-26 13:55:31 +00:00 |
|
|
|
440e19b8f9
|
kasli: use SFP2 for DRTIO mastering
SFP1 PCB routing has some issues.
Also use SFP1 LED for DRTIO in both master and satellite.
|
2018-01-26 19:02:54 +08:00 |
|
|
|
c9b36e3559
|
conda: bump misoc, close #905
|
2018-01-25 19:31:26 +01:00 |
|
|
|
0d2f89db53
|
si5324: chip does not ack RST_REG write
|
2018-01-25 11:06:19 +08:00 |
|
|
|
ca4d5ae73e
|
artiq_flash: add kasli drtio variants
|
2018-01-25 00:00:07 +08:00 |
|
|
|
77f90cf93b
|
test: relax RTIO counter test and print result
|
2018-01-24 10:07:22 +08:00 |
|
|
|
ed0fbd5662
|
test: add test for RTIO counter (#883)
|
2018-01-24 00:28:39 +08:00 |
|
|
|
e0e795f11c
|
sayma_amc: constrain pin, remove keep
|
2018-01-23 15:42:47 +00:00 |
|
|
|
ee14912042
|
conda: bump migen/misoc (vivado constraints)
|
2018-01-23 16:23:12 +01:00 |
|
|
|
b5c035bb52
|
sayma_rtm: constrain serwb clock input
|
2018-01-23 13:54:53 +00:00 |
|
|
|
aada38f508
|
kasli, kc705: remove vivado "keep", cleanup a constraint
|
2018-01-23 13:15:26 +00:00 |
|
|
|
85102e191e
|
sayma_rtm: derive clocks automatically
* also don't add false paths unless necessary
|
2018-01-23 11:00:55 +00:00 |
|
|
|
7d1b3f37c9
|
sayma_rtm: set CFGBVS/CONFIG_VOLTAGE, compress
|
2018-01-23 10:56:42 +00:00 |
|
|
|
cb0016ceee
|
examples/sayma: fix ref_multiplier
SAWG is working, whoohoo!
|
2018-01-23 15:26:03 +08:00 |
|
|
|
cfffd9e13d
|
si5324: kasli support
|
2018-01-23 13:17:03 +08:00 |
|
|
|
649deccd9b
|
kasli: fix DRTIO satellite QPLL refclksel
|
2018-01-23 12:27:19 +08:00 |
|
|
|
4b4374f76a
|
sayma: register_jref for JESD204. Closes #904
|
2018-01-23 12:19:15 +08:00 |
|
|
|
763aefacff
|
kasli: fix typo
|
2018-01-23 12:10:54 +08:00 |
|
|
|
c7b148a704
|
kasli: when using both GTP clocks, send REFCLK0 to PLL0 and REFCLK1 to PLL1
|
2018-01-23 12:08:10 +08:00 |
|
|
|
d6157514c7
|
gtp_7series: flexible QPLL channel selection
|
2018-01-23 12:03:09 +08:00 |
|
|
|
9f87c34a94
|
kasli: fix QPLL instantiation
|
2018-01-23 10:39:31 +08:00 |
|
|
|
98a5607634
|
gtp_7series: set clock muxes correctly for second QPLL channel
|
2018-01-23 10:39:20 +08:00 |
|
|
|
25fee1a0bb
|
gtp_7series: use QPLL second channel
|
2018-01-23 10:15:49 +08:00 |
|
|
|
031d7ff020
|
kasli: keep using second QPLL channel for DRTIO satellite
|
2018-01-23 10:13:10 +08:00 |
|
|
|
626075cbc1
|
gtp_7series: simplify TX clocking
|
2018-01-23 09:49:23 +08:00 |
|
