|
|
1e47e638bb
|
drtio: implement inputs in RTPacketSatellite, reorganize code
|
2017-03-07 00:46:59 +08:00 |
|
|
|
4c3717932e
|
drtio: link layer debugging CSRs
|
2016-12-07 23:03:14 +08:00 |
|
|
|
02adae7397
|
drtio: fix link shutdown
|
2016-11-19 11:01:33 +08:00 |
|
|
|
381e58434f
|
drtio: handle link restarts at transceiver level
|
2016-11-19 10:46:56 +08:00 |
|
|
|
ba94ed8f4b
|
drtio: check for absence of disparity errors before claiming RX ready
|
2016-11-19 00:05:59 +08:00 |
|
|
|
4d07974a34
|
drtio: reset link from CPU
|
2016-11-18 17:45:33 +08:00 |
|
|
|
bb047aabe9
|
drtio: simpler link layer
|
2016-11-17 22:32:39 +08:00 |
|
|
|
863934c4fa
|
drtio: more reliable link layer init
|
2016-11-09 22:03:47 +08:00 |
|
|
|
6a75837261
|
drtio: fix link_layer remote RX ready detection
|
2016-11-03 20:15:04 +08:00 |
|
|
|
bee9774bd5
|
drtio: add link layer status CSR
|
2016-11-02 13:09:13 +08:00 |
|
|
|
9aa94e1a2d
|
adapt to migen/misoc changes
|
2016-10-31 00:53:01 +08:00 |
|
|
|
95def81c03
|
drtio: squelch frame signals until link layer ready
|
2016-10-29 17:05:30 +08:00 |
|
|
|
4f6241283c
|
drtio: always use NoRetiming on MultiReg inputs
|
2016-10-29 16:37:53 +08:00 |
|
|
|
c548a65ec3
|
drtio: clock domains
|
2016-10-14 00:34:59 +08:00 |
|
|
|
1e0c6d6d5d
|
drtio: monitor received link_init
|
2016-09-30 11:25:06 +08:00 |
|
|
|
cefb9e1405
|
drtio: add full link layer
|
2016-09-27 21:41:57 +08:00 |
|
|
|
08772f7a71
|
drtio: add RX ready signaling
|
2016-09-27 19:02:54 +08:00 |
|
|
|
95d7cba34a
|
drtio: fixes, add aux packet test
|
2016-09-27 12:46:01 +08:00 |
|
|
|
e59142e344
|
drtio: use additive scrambler reset by link init
|
2016-09-27 11:38:05 +08:00 |
|
|
|
8a92c2c7e5
|
drtio: add RX link layer, fixes, simple loopback demo
|
2016-09-27 11:23:29 +08:00 |
|
|
|
4e47decdbc
|
drtio: add scrambler/descrambler and test
|
2016-09-26 14:14:14 +08:00 |
|
|
|
fa83ad0d9c
|
drtio: add TX link layer
|
2016-09-26 12:53:10 +08:00 |
|
