occheung/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

typo

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2018-12-02 18:26:54 +08:00
parent 8940009e1a
commit dd03fdfd1a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/compiler/transforms/llvm_ir_generator.py
View File

@ -151,7 +151,7 @@ class LLVMIRGenerator:
])
assert self.lldatalayout in "eE"
self.little_endian = self.self.lldatalayout[0] == "e"
self.little_endian = self.lldatalayout[0] == "e"
def needs_sret(self, lltyp, may_be_large=True):
if isinstance(lltyp, ll.VoidType):