occheung/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

fix previous commits

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2018-12-02 18:32:03 +08:00
parent dd03fdfd1a
commit d931967e5c
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
artiq/compiler/transforms/llvm_ir_generator.py
View File

@ -150,8 +150,9 @@ class LLVMIRGenerator:
ll.Constant(lli64, 1) ll.Constant(lli64, 1)
]) ])
assert self.lldatalayout in "eE" data_layout = str(self.lldatalayout)
self.little_endian = self.lldatalayout[0] == "e" assert data_layout[0] in "eE"
self.little_endian = data_layout[0] == "e"
def needs_sret(self, lltyp, may_be_large=True): def needs_sret(self, lltyp, may_be_large=True):
if isinstance(lltyp, ll.VoidType): if isinstance(lltyp, ll.VoidType):