occheung/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

Fix 2de3770.

Browse Source
This commit is contained in:
whitequark 2017-01-25 01:24:03 +00:00
parent de17908b38
commit 58a0e4c97f
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/firmware/libboard/cache.rs
View File

@ -38,7 +38,7 @@ pub fn flush_l2_cache() {
unsafe {
for i in 0..2 * (csr::CONFIG_L2_SIZE as usize) / 4 {
let addr = mem::MAIN_RAM_BASE + i * 4;
asm!("l.lwz r0, 0($1)"::"r"(addr):"r0":"volatile")
asm!("l.lwz r13, 0(${0})"::"r"(addr):"r13":"volatile")
}
}
}