forked from M-Labs/zynq-rs
1
0
Fork 0
zynq-rs/libboard_zynq
pca006132 a73df780d0 libboard_zynq/slcr: fixed boot mode pins value
Notice that the bits in the table in UG585 are out of order.
2020-08-31 12:35:11 +08:00
..
src libboard_zynq/slcr: fixed boot mode pins value 2020-08-31 12:35:11 +08:00
Cargo.toml libboard_zynq/smoltcp: default without ipv6 support 2020-08-31 12:07:20 +08:00