| .. |
|
acpki.py
|
acpki: working
|
2020-09-09 21:24:49 +08:00 |
|
analyzer.py
|
analyzer: report AXI bus errors
|
2020-07-20 19:51:22 +08:00 |
|
config.py
|
refactor write_rustc_cfg_file()
|
2023-09-11 11:48:19 +08:00 |
|
cxp_4r_fmc.py
|
fmc: add cxp_4r_fmc adepter io
|
2024-12-04 16:08:47 +08:00 |
|
cxp_downconn.py
|
downconn GW: rename to RXPHYs
|
2025-01-14 13:04:04 +08:00 |
|
cxp_frame_pipeline.py
|
frameline GW: remove router
|
2025-01-14 11:37:58 +08:00 |
|
cxp_pipeline.py
|
pipeline GW: remove unused autocsr
|
2025-01-14 15:02:54 +08:00 |
|
cxp_rtio.py
|
temp diagrams & unused sim
|
2024-12-04 16:08:47 +08:00 |
|
cxp_upconn.py
|
upconn GW: remove debug buf
|
2025-01-14 12:41:29 +08:00 |
|
cxp.py
|
cxp GW: remove unused memorywe
|
2025-01-14 15:03:05 +08:00 |
|
ddmtd.py
|
DDMTD: replace 1st edge to median edge deglitcher
|
2024-04-29 13:05:02 +08:00 |
|
dma.py
|
dma: report AXI bus error
|
2020-07-21 12:47:20 +08:00 |
|
drtio_aux_controller.py
|
drtio_aux_controller: support aux_buffer_count
|
2024-04-24 17:12:39 +08:00 |
|
ebaz4205.py
|
gateware: Add default TTLs to EBAZ4205 (#335)
|
2024-11-16 10:40:45 +08:00 |
|
endianness.py
|
dma: fix endianness issues
|
2020-07-16 17:27:08 +08:00 |
|
kasli_soc.py
|
allow toggling SED spread with flash config key
|
2024-07-09 18:11:20 +08:00 |
|
test_dma.py
|
RTIO/SYS Clock merge
|
2023-02-17 15:52:43 +08:00 |
|
zc706.py
|
zc706: update naming
|
2025-01-14 14:21:43 +08:00 |
|
zynq_clocking.py
|
zynq_clocking: Allow ext signal to set cur_clk csr
|
2023-11-07 18:55:08 +08:00 |
