adc: transfer complete interrupt on Adc1
This commit is contained in:
parent
7189830896
commit
754ebed50d
|
@ -137,6 +137,7 @@ macro_rules! adc_input {
|
||||||
// data stream is used to trigger a transfer completion interrupt.
|
// data stream is used to trigger a transfer completion interrupt.
|
||||||
let data_config = DmaConfig::default()
|
let data_config = DmaConfig::default()
|
||||||
.memory_increment(true)
|
.memory_increment(true)
|
||||||
|
.transfer_complete_interrupt($index == 1)
|
||||||
.priority(Priority::VeryHigh);
|
.priority(Priority::VeryHigh);
|
||||||
|
|
||||||
// A SPI peripheral error interrupt is used to determine if the RX FIFO overflows. This
|
// A SPI peripheral error interrupt is used to determine if the RX FIFO overflows. This
|
||||||
|
|
Loading…
Reference in New Issue