|
|
6761575b30
|
mmu: add L1Table.update()
|
2020-06-18 01:27:34 +02:00 |
|
|
|
aebce435e2
|
mmu: switch bufferable=1 (writeback) for DDR pages
|
2020-06-18 01:27:34 +02:00 |
|
|
|
66cd0c7630
|
libcortex_a9: allow access for full 1GB of DDR
|
2020-05-09 02:35:39 +02:00 |
|
|
|
0d4d021b1b
|
clean up
|
2020-05-01 01:17:53 +02:00 |
|
|
|
008a995429
|
libcortex_a9: remove mmu::l1_table alignment through linker script
no longer needed, #[repr(16384)] works now
|
2020-04-30 03:38:27 +02:00 |
|
|
|
282b4dc69a
|
link.x: reduce alignment, use all remaining OCM for .stack
|
2020-04-28 02:50:07 +02:00 |
|
|
|
965a00801e
|
libcortex_a9: set DDR pages non-bufferable to fix eth dma
|
2020-03-31 01:09:28 +02:00 |
|
|
|
cf1983e543
|
split into lib{register, cortex_a9, board_zynq, board_zc706} crates
|
2019-12-17 23:35:58 +01:00 |
|
