fsagbuya
/
zynq-rs
forked from M-Labs/zynq-rs
1
0
Fork 0
Code Pull Requests Activity
524 Commits 3 Branches 0 Tags 1.4 MiB
Commit Graph

123 Commits

Author SHA1 Message Date
Astro 04c47b9bdb libboard_zynq: impl embedded_hal serial write traits for Uart 2020-04-24 21:31:37 +02:00
Astro f8782f3f69 libboard_zynq: let println!() write no '\r' 2020-04-20 23:44:16 +02:00
Astro 4b346f5c55 libboard_zynq: fix flash manual_mode chip_index 2020-04-10 20:41:16 +02:00
Astro 2dda3ca4e6 libboard_zynq: delint 2020-04-10 20:41:16 +02:00
Astro c3ebafa6ed libboard_zynq: fix flash read 2020-04-06 22:41:49 +02:00
Astro 8a98cef3fc libboard_zynq: fix some hw setup 2020-04-03 00:17:25 +02:00
Astro 46af38906e libboard_zynq: wrap eth Buffer for alignment 2020-03-29 00:08:43 +01:00
Astro ed52ead914 cora ddr attempts 2020-03-28 21:50:06 +01:00
Astro 319f7d9eef move smoltcp dependency to libboard_zynq only 2020-03-25 22:23:30 +01:00
Astro 29bf29a037 add some fpga regs 2020-03-25 13:02:01 +01:00
Astro 03da85dcea libboard_zynq::dmac: enable mod, add channel_regs() 2020-02-03 23:04:26 +01:00
Astro d7e8ba297b libboard_zynq::dmac: unify equal registers 2020-02-03 22:11:44 +01:00
Astro f9cb2e7cb0 delint 2020-01-30 23:18:14 +01:00
Astro aae85981e2 libboard_zynq::clocks: setup clock sources and cpu clock 2020-01-23 23:15:10 +01:00
Astro 77f440db33 libboard_zynq::stdio: add drop_uart() 
drops locks and causes reinitialization which is needed for exceptions
and clock canges.
 2020-01-23 23:14:50 +01:00
Astro 99a2e5d621 libboard_zynq::slcr: fix arm_clk_ctrl srcsel, doc 2020-01-23 23:14:50 +01:00
sjm a26d187219 Merge branch 'dmac' of M-Labs/zc706 into master 2020-01-22 04:16:18 +08:00
Stewart Mackenzie a85c2d5009 added registers for DMA controller 2020-01-20 19:27:33 +08:00
Stewart Mackenzie a23506fb8a added registers for device configuration interface (devc) 2020-01-20 19:26:29 +08:00
Astro 9199bb7a16 libboard_zynq::flash: use only 32-bit spi words in program() 2019-12-22 03:14:18 +01:00
Astro da60be38b1 libboard_zynq::flash: move man_start_com(true) into wait_tx_fifo_flush() 2019-12-22 03:13:38 +01:00
Astro 6c4b07e0cf libboard_zynq::flash: syntax 2019-12-22 03:12:53 +01:00
Astro cf1983e543 split into lib{register, cortex_a9, board_zynq, board_zc706} crates 2019-12-17 23:35:58 +01:00