1
0
Fork 0

slcr: init gem* rclk/clk

This commit is contained in:
Astro 2019-05-30 02:26:19 +02:00
parent ee7ae7f7cc
commit c0610ad66a
2 changed files with 36 additions and 4 deletions

View File

@ -119,6 +119,20 @@ impl Eth {
} }
pub fn gem0() -> Self { pub fn gem0() -> Self {
slcr::RegisterBlock::unlocked(|slcr| {
// Enable gem0 ref clock
slcr.gem0_rclk_ctrl.write(
slcr::RclkCtrl::zeroed()
.clkact(true)
);
slcr.gem0_clk_ctrl.write(
slcr::ClkCtrl::zeroed()
.clkact(true)
.srcsel(slcr::PllSource::IoPll)
.divisor(10)
);
});
let regs = regs::RegisterBlock::gem0(); let regs = regs::RegisterBlock::gem0();
Eth { regs }.init() Eth { regs }.init()
} }

View File

@ -33,10 +33,10 @@ pub struct RegisterBlock {
pub aper_clk_ctrl: AperClkCtrl, pub aper_clk_ctrl: AperClkCtrl,
pub usb0_clk_ctrl: RW<u32>, pub usb0_clk_ctrl: RW<u32>,
pub usb1_clk_ctrl: RW<u32>, pub usb1_clk_ctrl: RW<u32>,
pub gem0_rclk_ctrl: RW<u32>, pub gem0_rclk_ctrl: RclkCtrl,
pub gem1_rclk_ctrl: RW<u32>, pub gem1_rclk_ctrl: RclkCtrl,
pub gem0_clk_ctrl: RW<u32>, pub gem0_clk_ctrl: ClkCtrl,
pub gem1_clk_ctrl: RW<u32>, pub gem1_clk_ctrl: ClkCtrl,
pub smc_clk_ctrl: RW<u32>, pub smc_clk_ctrl: RW<u32>,
pub lqspi_clk_ctrl: RW<u32>, pub lqspi_clk_ctrl: RW<u32>,
pub sdio_clk_ctrl: RW<u32>, pub sdio_clk_ctrl: RW<u32>,
@ -254,6 +254,24 @@ impl AperClkCtrl {
} }
} }
register!(rclk_ctrl, RclkCtrl, RW, u32);
register_bit!(rclk_ctrl,
/// Ethernet controller Rx clock control
clkact, 0);
register_bit!(rclk_ctrl,
/// false: MIO, true: EMIO
srcsel, 4);
register!(clk_ctrl, ClkCtrl, RW, u32);
register_bits!(clk_ctrl,
/// Divisor for source clock
divisor, u8, 8, 13);
register_bits_typed!(clk_ctrl,
/// Source to generate the ref clock
srcsel, u8, PllSource, 4, 5);
register_bit!(clk_ctrl,
/// SMC reference clock control
clkact, 0);
register!(uart_clk_ctrl, UartClkCtrl, RW, u32); register!(uart_clk_ctrl, UartClkCtrl, RW, u32);
register_bit!(uart_clk_ctrl, clkact0, 0); register_bit!(uart_clk_ctrl, clkact0, 0);