forked from M-Labs/zynq-rs
zynq::ddr: fix typo
This commit is contained in:
parent
7cdf6c0918
commit
ceeaa6427e
@ -36,7 +36,7 @@ impl DdrRam {
|
||||
/// 10.6.1 DDR Clock Initialization
|
||||
fn clock_setup() -> CpuClocks {
|
||||
let clocks = CpuClocks::get();
|
||||
CpuClocks::enable_ddr(clocks.cpu);
|
||||
CpuClocks::enable_ddr(clocks.arm);
|
||||
let clocks = CpuClocks::get();
|
||||
|
||||
let ddr3x_clk_divisor = ((clocks.ddr - 1) / DDR_FREQ + 1).min(255) as u8;
|
||||
|
Loading…
Reference in New Issue
Block a user