zynq-rs/libboard_zynq/src/dmac/mod.rs

4 lines
48 B
Rust
Raw Normal View History

//! PrimeCell DMA Controller (PL330)
2020-01-20 19:27:33 +08:00
mod regs;