Sebastien Bourdeauducq
|
c4fb7b4c41
|
cargo: remove unmaintained dev profile
|
2020-09-09 15:01:03 +08:00 |
Astro
|
e8763fa969
|
Cargo.toml: flip LTO back on to fit OCM
|
2020-04-10 20:41:16 +02:00 |
Astro
|
5b95410244
|
libasync: adapt from async-on-embedded/async-cortex-m
|
2020-03-26 01:35:05 +01:00 |
Astro
|
02c9c4d2dd
|
Cargo.toml: turn off link-time optimization
|
2020-02-03 00:48:48 +01:00 |
Astro
|
2b543c18c5
|
libboard_zc706: rename to libsupport_zynq
Fixes Gitea issue #9
|
2020-01-30 22:54:48 +01:00 |
Astro
|
4439a64974
|
libboard_zc706: move main.rs into experiments bin crate
|
2019-12-18 00:06:10 +01:00 |
Astro
|
cf1983e543
|
split into lib{register, cortex_a9, board_zynq, board_zc706} crates
|
2019-12-17 23:35:58 +01:00 |
Astro
|
1ba587ccf9
|
remove dependency compiler_builtins
no longer required.
|
2019-12-17 00:54:23 +01:00 |
Astro
|
62ecb5095b
|
Cargo.toml: optimize for size
Space in OCM is precious.
|
2019-12-17 00:54:23 +01:00 |
Astro
|
3496755406
|
update rust + smoltcp
|
2019-11-11 00:28:46 +01:00 |
Astro
|
54e4b9281f
|
main: rewrap linked_list_allocator
|
2019-10-31 19:21:02 +01:00 |
Astro
|
5c62716a99
|
zynq::eth: switch rx and tx descriptor words to vcell
vcell can be initialized cleanly.
|
2019-10-31 03:15:13 +01:00 |
Astro
|
1f728686ff
|
rm ram, add linked_list_allocator on ddr
|
2019-10-31 01:41:10 +01:00 |
Astro
|
ace24112fa
|
Cargo.toml: use compiler_builtins release
|
2019-09-26 17:54:05 +02:00 |
Astro
|
3a5ed0aac6
|
eth: add smoltcp support
|
2019-08-19 01:18:12 +02:00 |
Astro
|
2d7fed6c59
|
link again compiler_builtins
required for memset etc
|
2019-06-09 01:00:58 +02:00 |
Astro
|
a645d13f4b
|
add uart panic handler
|
2019-05-28 00:28:35 +02:00 |
Astro
|
51c39f032e
|
run with the cora z7-10
|
2019-05-25 02:38:48 +02:00 |
Astro
|
99371375fd
|
Cargo.toml: don't disable lto for profile.release
|
2019-05-23 16:06:17 +02:00 |
Astro
|
9b414e2408
|
PoC: boot, uart output in qemu
|
2019-05-05 14:56:23 +02:00 |