zynq-rs/libregister/src/lib.rs

264 lines
7.5 KiB
Rust
Raw Normal View History

2019-05-21 07:30:17 +08:00
//! Type-safe interface to peripheral registers akin to the code that
//! svd2rust generates.
2019-05-07 05:56:53 +08:00
#![no_std]
pub use vcell::VolatileCell;
pub use volatile_register::{RO, WO, RW};
pub use bit_field::BitField;
2019-05-07 05:56:53 +08:00
/// A readable register
pub trait RegisterR {
/// Type-safe reader for the register value
2019-05-07 05:56:53 +08:00
type R;
fn read(&self) -> Self::R;
}
/// A writable register
pub trait RegisterW {
/// Type-safe writer to the register value
type W;
fn zeroed() -> Self::W;
fn write(&mut self, w: Self::W);
}
/// A modifiable register
pub trait RegisterRW: RegisterR + RegisterW {
fn modify<F: FnOnce(<Self as RegisterR>::R, <Self as RegisterW>::W) -> <Self as RegisterW>::W>(&mut self, f: F);
2019-05-07 05:56:53 +08:00
}
#[doc(hidden)]
2019-05-07 05:56:53 +08:00
#[macro_export]
macro_rules! register_common {
($mod_name: ident, $struct_name: ident, $access: ty, $inner: ty) => (
#[repr(C)]
2019-05-07 05:56:53 +08:00
pub struct $struct_name {
inner: $access,
2019-05-07 05:56:53 +08:00
}
pub mod $mod_name {
2019-10-24 07:24:12 +08:00
#[derive(Clone)]
2019-05-07 05:56:53 +08:00
pub struct Read {
pub inner: $inner,
}
2019-10-24 07:24:12 +08:00
#[derive(Clone)]
2019-05-07 05:56:53 +08:00
pub struct Write {
pub inner: $inner,
}
}
);
}
#[doc(hidden)]
#[macro_export]
macro_rules! register_r {
($mod_name: ident, $struct_name: ident) => (
impl libregister::RegisterR for $struct_name {
2019-05-07 05:56:53 +08:00
type R = $mod_name::Read;
fn read(&self) -> Self::R {
let inner = self.inner.read();
$mod_name::Read { inner }
}
}
);
}
#[doc(hidden)]
#[macro_export]
macro_rules! register_w {
($mod_name: ident, $struct_name: ident) => (
impl libregister::RegisterW for $struct_name {
type W = $mod_name::Write;
fn zeroed() -> $mod_name::Write {
$mod_name::Write { inner: 0 }
}
2019-05-07 05:56:53 +08:00
fn write(&mut self, w: Self::W) {
2019-05-07 05:56:53 +08:00
unsafe {
self.inner.write(w.inner);
}
}
}
);
}
#[doc(hidden)]
#[macro_export]
macro_rules! register_rw {
($mod_name: ident, $struct_name: ident) => (
impl libregister::RegisterRW for $struct_name {
fn modify<F: FnOnce(Self::R, Self::W) -> Self::W>(&mut self, f: F) {
2019-05-07 05:56:53 +08:00
unsafe {
self.inner.modify(|inner| {
f($mod_name::Read { inner }, $mod_name::Write { inner })
.inner
});
}
}
}
);
}
#[doc(hidden)]
#[macro_export]
macro_rules! register_vcell {
($mod_name: ident, $struct_name: ident) => (
impl libregister::RegisterR for $struct_name {
type R = $mod_name::Read;
fn read(&self) -> Self::R {
let inner = self.inner.get();
$mod_name::Read { inner }
}
}
impl libregister::RegisterW for $struct_name {
type W = $mod_name::Write;
fn zeroed() -> $mod_name::Write {
$mod_name::Write { inner: 0 }
}
fn write(&mut self, w: Self::W) {
self.inner.set(w.inner);
}
}
impl libregister::RegisterRW for $struct_name {
fn modify<F: FnOnce(Self::R, Self::W) -> Self::W>(&mut self, f: F) {
let r = self.read();
let w = $mod_name::Write { inner: r.inner };
let w = f(r, w);
self.write(w);
}
}
);
}
/// Main macro for register definition
#[macro_export]
macro_rules! register {
// Define read-only register
($mod_name: ident, $struct_name: ident, RO, $inner: ty) => (
libregister::register_common!($mod_name, $struct_name, libregister::RO<$inner>, $inner);
libregister::register_r!($mod_name, $struct_name);
);
// Define write-only register
($mod_name: ident, $struct_name: ident, WO, $inner: ty) => (
libregister::register_common!($mod_name, $struct_name, volatile_register::WO<$inner>, $inner);
libregister::register_w!($mod_name, $struct_name);
);
// Define read-write register
($mod_name: ident, $struct_name: ident, RW, $inner: ty) => (
libregister::register_common!($mod_name, $struct_name, volatile_register::RW<$inner>, $inner);
libregister::register_r!($mod_name, $struct_name);
libregister::register_w!($mod_name, $struct_name);
libregister::register_rw!($mod_name, $struct_name);
);
// Define read-write register
($mod_name: ident, $struct_name: ident, VolatileCell, $inner: ty) => (
libregister::register_common!($mod_name, $struct_name, VolatileCell<$inner>, $inner);
libregister::register_vcell!($mod_name, $struct_name);
);
}
/// Define a 1-bit field of a register
2019-05-07 05:56:53 +08:00
#[macro_export]
macro_rules! register_bit {
2019-05-25 05:49:49 +08:00
($mod_name: ident, $(#[$outer:meta])* $name: ident, $bit: expr) => (
$(#[$outer])*
2019-05-07 05:56:53 +08:00
impl $mod_name::Read {
2019-05-25 05:49:49 +08:00
#[allow(unused)]
2019-05-07 23:46:37 +08:00
pub fn $name(&self) -> bool {
2019-05-07 05:56:53 +08:00
use bit_field::BitField;
self.inner.get_bit($bit)
}
}
2019-05-25 05:49:49 +08:00
$(#[$outer])*
2019-05-07 05:56:53 +08:00
impl $mod_name::Write {
2019-05-25 05:49:49 +08:00
#[allow(unused)]
2019-05-07 23:46:37 +08:00
pub fn $name(mut self, value: bool) -> Self {
2019-05-07 05:56:53 +08:00
use bit_field::BitField;
self.inner.set_bit($bit, value);
self
}
}
);
}
/// Define a multi-bit field of a register
2019-05-07 05:56:53 +08:00
#[macro_export]
macro_rules! register_bits {
2019-05-25 05:49:49 +08:00
($mod_name: ident, $(#[$outer:meta])* $name: ident, $type: ty, $bit_begin: expr, $bit_end: expr) => (
2019-05-07 05:56:53 +08:00
impl $mod_name::Read {
2019-05-25 05:49:49 +08:00
#[allow(unused)]
$(#[$outer])*
2019-05-07 23:46:37 +08:00
pub fn $name(&self) -> $type {
2019-05-07 05:56:53 +08:00
use bit_field::BitField;
self.inner.get_bits($bit_begin..=$bit_end) as $type
}
}
2019-05-25 05:49:49 +08:00
#[allow(unused)]
$(#[$outer])*
2019-05-07 05:56:53 +08:00
impl $mod_name::Write {
2019-05-25 05:49:49 +08:00
#[allow(unused)]
2019-05-07 23:46:37 +08:00
pub fn $name(mut self, value: $type) -> Self {
2019-05-07 05:56:53 +08:00
use bit_field::BitField;
self.inner.set_bits($bit_begin..=$bit_end, value.into());
self
}
}
);
}
2019-05-21 05:01:50 +08:00
2019-05-24 00:23:51 +08:00
/// Define a multi-bit field of a register, coerced to a certain type
///
/// Because read bits are just transmuted to the `$type`, its
/// definition must be annotated with `#[repr($bit_type)]`!
#[macro_export]
macro_rules! register_bits_typed {
2019-05-25 05:49:49 +08:00
($mod_name: ident, $(#[$outer:meta])* $name: ident, $bit_type: ty, $type: ty, $bit_begin: expr, $bit_end: expr) => (
2019-05-24 00:23:51 +08:00
impl $mod_name::Read {
2019-05-25 05:49:49 +08:00
#[allow(unused)]
$(#[$outer])*
2019-05-24 00:23:51 +08:00
pub fn $name(&self) -> $type {
use bit_field::BitField;
let bits = self.inner.get_bits($bit_begin..=$bit_end) as $bit_type;
unsafe { core::mem::transmute(bits) }
}
}
impl $mod_name::Write {
2019-05-25 05:49:49 +08:00
#[allow(unused)]
$(#[$outer])*
2019-05-24 00:23:51 +08:00
pub fn $name(mut self, value: $type) -> Self {
use bit_field::BitField;
let bits = (value as $bit_type).into();
self.inner.set_bits($bit_begin..=$bit_end, bits);
self
}
}
);
}
2019-05-21 05:01:50 +08:00
#[macro_export]
macro_rules! register_at {
($name: ident, $addr: expr, $ctor: ident) => (
impl $name {
2019-05-25 05:49:49 +08:00
#[allow(unused)]
2019-05-21 05:01:50 +08:00
pub fn $ctor() -> &'static mut Self {
let addr = $addr as *mut Self;
unsafe { &mut *addr }
}
}
)
}