M-Labs
/
rtio-nmigen
7
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
Formally verified ARTIQ RTIO core in nMigen
11 Commits 1 Branch 0 Tags 98 KiB
Python 98.3%
Nix 1.7%
Go to file
Donald Sebastian Leung 49684c1990 Add partial implementation of CRI interface 2020-09-25 16:27:56 +08:00
rtio Add partial implementation of CRI interface 2020-09-25 16:27:56 +08:00
LICENSE Add README and LICENSE 2020-09-23 17:14:27 +08:00
README.md Remove redundant 'artiq.gateware' from module names 2020-09-25 15:10:07 +08:00
shell.nix Add shell.nix 2020-09-24 15:11:24 +08:00

README.md

rtio-nmigen

Formally verified implementation of the ARTIQ RTIO core in nMigen

Progress

  • Implement the core in nMigen
    • rtio.core
    • rtio.cri
    • rtio.rtlink
    • rtio.channel
    • rtio.sed.core
    • rtio.sed.layouts
    • rtio.sed.lane_distributor
    • rtio.sed.fifos
    • rtio.sed.gates
    • rtio.sed.output_driver
    • rtio.sed.output_network
    • rtio.input_collector
  • Add suitable assertions for verification (BMC / unbounded proof?)

License

Copyright (C) 2020 M-Labs Limited.

LGPLv3 or any later version