Update README
This commit is contained in:
parent
79aad630d2
commit
2eb682ee3e
13
README.md
13
README.md
@ -5,6 +5,19 @@ Formally verified implementation of the ARTIQ RTIO core in nMigen
|
||||
## Progress
|
||||
|
||||
- [ ] Implement the core in nMigen
|
||||
- - [ ] `artiq.gateware.rtio.core`
|
||||
- - [ ] `misoc.interconnect.csr`
|
||||
- - [ ] `artiq.gateware.rtio.cri`
|
||||
- - [ ] `artiq.gateware.rtio.rtlink`
|
||||
- - [ ] `artiq.gateware.rtio.channel`
|
||||
- - [ ] `artiq.gateware.rtio.sed.core`
|
||||
- - [ ] `artiq.gateware.rtio.sed.layouts`
|
||||
- - [ ] `artiq.gateware.rtio.sed.lane_distributor`
|
||||
- - [ ] `artiq.gateware.rtio.sed.fifos`
|
||||
- - [ ] `artiq.gateware.rtio.sed.gates`
|
||||
- - [ ] `artiq.gateware.rtio.sed.output_driver`
|
||||
- - [ ] `artiq.gateware.rtio.sed.output_network`
|
||||
- - [ ] `artiq.gateware.rtio.input_collector`
|
||||
- [ ] Add suitable assertions for verification (BMC / unbounded proof?)
|
||||
|
||||
## License
|
||||
|
Loading…
Reference in New Issue
Block a user