2020-09-23 17:10:41 +08:00
|
|
|
# rtio-nmigen
|
|
|
|
|
|
2020-09-23 17:14:27 +08:00
|
|
|
Formally verified implementation of the ARTIQ RTIO core in nMigen
|
|
|
|
|
|
|
|
|
|
## Progress
|
|
|
|
|
|
2020-09-30 10:55:08 +08:00
|
|
|
- Devise a suitable migration strategy for `artiq.gateware.rtio` from Migen to nMigen
|
2020-09-23 17:14:27 +08:00
|
|
|
- [ ] Implement the core in nMigen
|
2020-10-07 12:01:37 +08:00
|
|
|
- - [x] `rtio.cri` (`Interface` and `CRIDecoder` only)
|
2020-10-07 16:32:20 +08:00
|
|
|
- - [x] `rtio.rtlink`
|
2020-09-30 10:55:08 +08:00
|
|
|
- - [ ] `rtio.sed.layouts`
|
|
|
|
|
- - [ ] `rtio.sed.output_network`
|
2020-09-30 12:21:45 +08:00
|
|
|
- - [ ] `rtio.sed.output_driver`
|
2020-09-23 17:14:27 +08:00
|
|
|
- [ ] Add suitable assertions for verification (BMC / unbounded proof?)
|
|
|
|
|
|
|
|
|
|
## License
|
|
|
|
|
|
|
|
|
|
Copyright (C) 2020 M-Labs Limited.
|
|
|
|
|
|
2020-09-23 17:16:58 +08:00
|
|
|
[LGPLv3](./LICENSE) or any later version
|
