M-Labs/riscv-formal-nmigen
6
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
a6b4891a38
riscv-formal-nmigen/rvfi/insns
History
Donald Sebastian Leung 73707afe78 Modularize codebase
2020-08-17 11:50:53 +08:00
..
__init__.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_add.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_addi.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_and.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_andi.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_auipc.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_beq.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_bge.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_bgeu.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_blt.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_bltu.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_bne.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_jal.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_jalr.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_lb.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_lbu.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_lh.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_lhu.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_lui.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_lw.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_or.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_ori.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_rv32i_i_type_arith.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_rv32i_i_type_load.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_rv32i_i_type_shift.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_rv32i_i_type.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_rv32i_r_type.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_rv32i_s_type.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_rv32i_sb_type.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_rv32i_u_type.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_sb.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_sh.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_sll.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_slli.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_slt.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_slti.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_sltiu.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_sltu.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_sra.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_srai.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_srl.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_srli.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_sub.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_sw.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_xor.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn_xori.py Modularize codebase 2020-08-17 11:50:53 +08:00
insn.py Modularize codebase 2020-08-17 11:50:53 +08:00
isa_rv32i.py Modularize codebase 2020-08-17 11:50:53 +08:00
README.md Modularize codebase 2020-08-17 11:50:53 +08:00

README.md

RISC-V Instructions

Instructions

Below is a table of RISC-V instructions supported by the original riscv-formal framework at the time of writing, categorized by instruction type.

Instruction type Instructions
R-type ADD, ADDW, AND, DIV, DIVU, DIVUW, DIVW, MUL, MULH, MULHSU, MULHU, MULW, OR, REM, REMU, REMUW, REMW, SLL, SLLW, SLT, SLTU, SRA, SRAW, SRL, SRLW, SUB, SUBW, XOR
I-type ADDI, ADDIW, ANDI, JALR, LB, LBU, LD, LH, LHU, LW, LWU, ORI, SLTI, SLTIU, XORI
I-type (shift variation) SLLI, SLLIW, SRAI, SRAIW, SRLI, SRLIW
S-type SB, SD, SH, SW
SB-type BEQ, BGE, BGEU, BLT, BLTU, BNE
U-type AUIPC, LUI
UJ-type JAL
CI-type C_ADD, C_ADDI, C_ADDIW, C_JALR, C_JR, C_LI, C_MV
CI-type (SP variation) C_ADDI16SP
CI-type (ANDI variation) C_ANDI
CI-type (LSP variation, 32 bit version) C_LWSP
CI-type (LSP variation, 64 bit version) C_LDSP
CI-type (LUI variation) C_LUI
CI-type (SLI variation) C_SLLI
CI-type (SRI variation) C_SRAI, C_SRLI
CIW-type C_ADDI4SPN
CS-type (ALU version) C_ADDW, C_AND, C_OR, C_SUB, C_SUBW, C_XOR
CS-type (32 bit version) C_SW
CS-type (64 bit version) C_SD
CSS-type (32 bit version) C_SWSP
CSS-type (64 bit version) C_SDSP
CB-type C_BEQZ, C_BNEZ
CJ-type C_J, C_JAL
CL-type (32 bit version) C_LW
CL-type (64 bit version) C_LD

Class Synopsis

Instructions

Below is a list of instructions currently supported by this port of the riscv-formal framework and is expected to grow over time. The instructions are roughly grouped by instruction type but sometimes with further specializations - the hierarchy of the lists reflects the hierarchy of inheritance in the classes used to represent various instructions.

  • Insn: General RISC-V instruction
    • InsnRV32IRType: RV32I R-Type Instruction
      • InsnAdd: ADD instruction
      • InsnSub: SUB instruction
      • InsnSll: SLL instruction
      • InsnSlt: SLT instruction
      • InsnSltu: SLTU instruction
      • InsnXor: XOR instruction
      • InsnSrl: SRL instruction
      • InsnSra: SRA instruction
      • InsnOr: OR instruction
      • InsnAnd: AND instruction
    • InsnRV32IITypeShift: RV32I I-Type Instruction (Shift Variation)
      • InsnSlli: SLLI instruction
      • InsnSrli: SRLI instruction
      • InsnSrai: SRAI instruction
    • InsnRV32IIType: RV32I I-Type Instruction
      • InsnJalr: JALR instruction
      • InsnRV32IITypeLoad: RV32I I-Type Instruction (Load Variation)
        • InsnLb: LB instruction
        • InsnLh: LH instruction
        • InsnLw: LW instruction
        • InsnLbu: LBU instruction
        • InsnLhu: LHU instruction
      • InsnRV32IITypeArith: RV32I I-Type Instruction (Arithmetic Variation)
        • InsnAddi: ADDI instruction
        • InsnSlti: SLTI instruction
        • InsnSltiu: SLTIU instruction
        • InsnXori: XORI instruction
        • InsnOri: ORI instruction
        • InsnAndi: ANDI instruction
    • InsnRV32ISType: RV32I S-Type Instruction
      • InsnSb: SB instruction
      • InsnSh: SH instruction
      • InsnSw: SW instruction
    • InsnRV32ISBType: RV32I SB-Type Instruction
      • InsnBeq: BEQ instruction
      • InsnBne: BNE instruction
      • InsnBlt: BLT instruction
      • InsnBge: BGE instruction
      • InsnBltu: BLTU instruction
      • InsnBgeu: BGEU instruction
    • InsnJal: JAL instruction
    • InsnRV32IUType: RV32I U-Type Instruction
      • InsnLui: LUI instruction
      • InsnAuipc: AUIPC instruction

ISAs

  • IsaRV32I: RV32I Base ISA

Core-specific constants

The following core-specific constants are currently supported:

Constant Description Valid value(s) Supported by instruction(s) Supported by ISA(s)
RISCV_FORMAL_ILEN Max length of instruction retired by core 32 LUI, AUIPC, JAL, JALR, BEQ, BNE, BLT, BGE, BLTU, BGEU, LB, LH, LW, LBU, LHU, SB, SH, SW, ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI, SRAI, ADD, SUB, SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND RV32I
RISCV_FORMAL_XLEN Width of integer registers 32 LUI, AUIPC, JAL, JALR, BEQ, BNE, BLT, BGE, BLTU, BGEU, LB, LH, LW, LBU, LHU, SB, SH, SW, ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI, SRAI, ADD, SUB, SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND RV32I
RISCV_FORMAL_CSR_MISA Support for MISA CSRs enabled True, False LUI, AUIPC, JAL, JALR, BEQ, BNE, BLT, BGE, BLTU, BGEU, LB, LH, LW, LBU, LHU, SB, SH, SW, ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI, SRAI, ADD, SUB, SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND RV32I
RISCV_FORMAL_COMPRESSED Support for compressed instructions True, False JAL, JALR, BEQ, BNE, BLT, BGE, BLTU, BGEU RV32I
RISCV_FORMAL_ALIGNED_MEM Require aligned memory accesses True, False LB, LH, LW, LBU, LHU, SB, SH, SW RV32I