Add ADDW instruction
This commit is contained in:
parent
6e4ecdcee0
commit
2055f5159b
|
@ -0,0 +1,17 @@
|
||||||
|
from .insn_rv64i_r_type import *
|
||||||
|
|
||||||
|
"""
|
||||||
|
ADDW instruction
|
||||||
|
"""
|
||||||
|
|
||||||
|
class InsnAddw(InsnRV64IRType):
|
||||||
|
def __init__(self, params):
|
||||||
|
super().__init__(params, 0b0000000, 0b000)
|
||||||
|
def elaborate(self, platform):
|
||||||
|
m = super().elaborate(platform)
|
||||||
|
|
||||||
|
result = Signal(32)
|
||||||
|
m.d.comb += result.eq(self.rvfi_rs1_rdata[:32] + self.rvfi_rs2_rdata[:32])
|
||||||
|
m.d.comb += spec_rd_wdata.eq(Mux(self.spec_rd_addr, (Mux(result[31], 2 ** (self.params.xlen - 32) - 1, 0) << 32) | result, 0))
|
||||||
|
|
||||||
|
return m
|
Loading…
Reference in New Issue