riscv-formal-nmigen/README.md

20 lines
713 B
Markdown
Raw Normal View History

2020-07-14 10:30:37 +08:00
# riscv-formal-nmigen
2020-07-14 10:42:06 +08:00
A port of [riscv-formal](https://github.com/SymbioticEDA/riscv-formal) to nMigen
2020-07-21 16:13:52 +08:00
## Dependencies
- [nMigen](https://github.com/m-labs/nmigen)
## Build
TODO
## Support
2020-07-22 16:44:46 +08:00
The full [RISC-V specification](https://riscv.org/specifications/) is hundreds of pages long including numerous possible extensions, some of which are still under active development at the time of writing. Therefore, this project does not aim to formalize the entire specification, but only the core parts of the specification, namely RV32I (except FENCE, ECALL and EBREAK) and perhaps RV32IM. Support for other extensions of the RISC-V specification may be added in the future.
2020-07-21 16:13:52 +08:00
## License
See [LICENSE](./LICENSE)