riscv-formal-nmigen/rvfi/insns/insn_slti.py

16 lines
515 B
Python
Raw Normal View History

2020-08-17 11:50:53 +08:00
from .insn_rv32i_i_type_arith import *
2020-08-10 17:24:50 +08:00
"""
SLTI instruction
"""
class InsnSlti(InsnRV32IITypeArith):
def __init__(self, RISCV_FORMAL_ILEN, RISCV_FORMAL_XLEN, RISCV_FORMAL_CSR_MISA):
super().__init__(RISCV_FORMAL_ILEN, RISCV_FORMAL_XLEN, RISCV_FORMAL_CSR_MISA, 0b010)
2020-08-10 17:24:50 +08:00
def elaborate(self, platform):
m = super().elaborate(platform)
m.d.comb += self.spec_rd_wdata.eq(Mux(self.spec_rd_addr, Value.as_signed(self.rvfi_rs1_rdata) < Value.as_signed(self.insn_imm), 0))
return m