|
|
ba6c527819
|
gateware/targets: add RTIO log channels
|
2015-12-26 22:44:01 +08:00 |
|
|
|
080752092c
|
gateware/rtio: add LogChannel
|
2015-12-26 22:43:28 +08:00 |
|
|
|
9ba8dfbf23
|
gateware/rtio/core: avoid potential python bug
|
2015-12-26 22:11:57 +08:00 |
|
|
|
24fa74a8ab
|
coredevice/analyzer: support TTL clockgen
|
2015-12-26 21:51:37 +08:00 |
|
|
|
532204e5ff
|
examples/device_db: add clockgen
|
2015-12-26 21:50:48 +08:00 |
|
|
|
1c36ae0672
|
coredevice/analyzer: support TTL inputs
|
2015-12-26 21:24:53 +08:00 |
|
|
|
7eb4067477
|
test/coredevice/analyzer: test TTL input mode
|
2015-12-26 21:10:19 +08:00 |
|
whitequark
|
82ec76af3e
|
compiler.types: fix TFunction internal field order (closes #208).
|
2015-12-26 18:08:51 +08:00 |
|
|
|
a871194ee4
|
coredevice/analyzer: prefix channel names with their types
|
2015-12-26 17:47:53 +08:00 |
|
|
|
2b70fa14a6
|
coredevice/analyzer: update rtio_slack on output messages only
|
2015-12-26 17:47:08 +08:00 |
|
whitequark
|
b931096ec3
|
transforms.artiq_ir_generator: fix While codegen (closes #207).
|
2015-12-26 17:24:05 +08:00 |
|
whitequark
|
502e570e86
|
compiler: embed host exception constructors as such (fixes #204).
|
2015-12-26 03:17:29 +08:00 |
|
whitequark
|
8051fe9592
|
Commit missing parts of 082e9e20dd.
|
2015-12-26 03:16:50 +08:00 |
|
whitequark
|
082e9e20dd
|
compiler: do not associate SSA values with iodelay even when inlining.
Fixes #201.
|
2015-12-25 15:02:33 +08:00 |
|
whitequark
|
33c3b3377e
|
ir: keep loc when copying.
|
2015-12-25 14:59:28 +08:00 |
|
whitequark
|
690b2fd034
|
transforms.artiq_ir_generator: fix optarg codegen (closes #205).
|
2015-12-25 12:40:45 +08:00 |
|
|
|
cd8eccfd46
|
coredevice/analyzer: add rtio_slack channel
|
2015-12-25 00:40:47 +08:00 |
|
|
|
7475b3813e
|
test/coredevice: PEP8
|
2015-12-24 19:26:42 +08:00 |
|
|
|
bf1a3a5b8f
|
test/coredevice: add analyzer unittest
|
2015-12-24 19:25:29 +08:00 |
|
|
|
5f3b69dd19
|
frontend/coreconfig: simplify action names
|
2015-12-24 18:54:23 +08:00 |
|
|
|
179c50480f
|
frontend: split coretool into coreconfig, corelog and coreanalyzer
|
2015-12-24 18:51:11 +08:00 |
|
|
|
e41e2c088d
|
analyzer: encapsulate decoded dump, get onehot sel from header
|
2015-12-24 00:31:21 +08:00 |
|
|
|
4be5df9802
|
coredevice/analyzer: DDS decoding
|
2015-12-23 18:57:53 +08:00 |
|
|
|
58d0e2c0b8
|
coredevice/analyzer: log TTL decoding in debug mode
|
2015-12-23 18:56:23 +08:00 |
|
|
|
e4d73c0302
|
artiq/coredevice/dds: fix dds_set signature
|
2015-12-23 17:25:31 +08:00 |
|
|
|
e4233d706d
|
examples/speed_benchmark: fix scheduler arguments
|
2015-12-22 17:13:09 +08:00 |
|
|
|
b4b0dcc5d1
|
test/coredevice/rtio: remove obsolete functions
|
2015-12-22 12:11:13 +08:00 |
|
|
|
f6522922f8
|
coredevice/exceptions: PEP8
|
2015-12-22 12:03:11 +08:00 |
|
|
|
23355d8eff
|
coredevice: restore RTIOCollisionError
|
2015-12-22 11:59:18 +08:00 |
|
|
|
fc299ca918
|
language/environment: disable processors by default
|
2015-12-22 11:45:34 +08:00 |
|
whitequark
|
a250b5da21
|
language.core: implement round(value, width) (fixes #203).
|
2015-12-22 11:26:49 +08:00 |
|
whitequark
|
25188f0ca9
|
transforms.interleaver: correctly handle degenerate with parallel: blocks.
|
2015-12-21 21:32:48 +08:00 |
|
whitequark
|
ac5c86bfdc
|
artiq_compile: add missing import.
|
2015-12-21 21:15:18 +08:00 |
|
whitequark
|
f957be4e6f
|
transforms.llvm_ir_generator: handle loop instruction (fixes #202).
|
2015-12-21 21:12:17 +08:00 |
|
|
|
007a7170e1
|
analyzer: report DDS channel number
|
2015-12-21 18:37:53 +08:00 |
|
|
|
8691f69a3c
|
gateware/rtio/analyzer: suppress spurious initial reset messages
|
2015-12-21 18:32:08 +08:00 |
|
|
|
e87436fc03
|
coredevice/analyzer: remove zero-timestamp msg filtering (now unnecessary)
|
2015-12-21 11:15:58 +08:00 |
|
whitequark
|
d1a5ec27b1
|
Commit missing parts of e4615e7.
|
2015-12-21 08:02:04 +08:00 |
|
|
|
183e855229
|
remove workaround_asyncio263
|
2015-12-20 23:26:48 +08:00 |
|
|
|
a26ffc5bfb
|
setup.py: use consistent interpreter
|
2015-12-20 23:20:38 +08:00 |
|
|
|
2ae63570dd
|
frontend/coretool: verbosity control
|
2015-12-20 23:17:31 +08:00 |
|
|
|
5769107936
|
gateware/rtio: keep counter clock domain transfer active during CSR reset
|
2015-12-20 22:12:34 +08:00 |
|
|
|
b96e0d241e
|
coredevice/analyzer: set VCD timescale
|
2015-12-20 22:06:07 +08:00 |
|
|
|
4b5c10b641
|
coredevice/core: remove default period
|
2015-12-20 22:05:52 +08:00 |
|
|
|
cdcb57effe
|
coredevice/analyzer: basic VCD writing
|
2015-12-20 19:32:52 +08:00 |
|
whitequark
|
e4615e7b37
|
transforms.int_monomorphizer: visit children of CallT.
|
2015-12-20 18:07:31 +08:00 |
|
|
|
46f59b673f
|
coredevice: analyzer message decoding
|
2015-12-20 14:34:16 +08:00 |
|
whitequark
|
d5216879d4
|
runtime: implement round() (fixes #198).
From https://github.com/bpowers/musl/blob/master/src/math/round.c.
|
2015-12-20 04:06:11 +08:00 |
|
whitequark
|
54aeb5030d
|
transforms.int_monomorphizer: also monomorphize round() calls (#198).
|
2015-12-20 02:36:30 +08:00 |
|
whitequark
|
95af6daa28
|
transforms.inferencer: accept round(width=n) form (#198).
|
2015-12-20 01:02:57 +08:00 |
|
