M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 19:28:26 +08:00
Code Issues Projects Releases Wiki Activity

examples/device_db: add clockgen

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2015-12-26 21:50:48 +08:00
parent 1c36ae0672
commit 532204e5ff
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
examples/master/device_db.pyon
View File

@ -66,6 +66,12 @@
"class": "TTLOut",
"arguments": {"channel": 18}
},
"ttl15": {
"type": "local",
"module": "artiq.coredevice.ttl",
"class": "TTLClockGen",
"arguments": {"channel": 19}
},
"dds_bus": {
"type": "local",