M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity
5,751 Commits 13 Branches 35 Tags 25 MiB
Commit Graph

129 Commits

Author SHA1 Message Date
Sebastien Bourdeauducq da1a61b8cf conda: bump misoc. Closes #995 2018-05-09 21:27:28 +08:00
Sebastien Bourdeauducq 13618c7d6e conda: bump migen 2018-05-09 21:03:58 +08:00
Robert Jördens bfa7637760 conda: bump llvmlite-artiq dependency (ncurses) 2018-05-07 10:15:45 +02:00
whitequark 84e598de69 conda: fix build number for llvmlite-artiq (again). 2018-05-01 09:08:17 +00:00
whitequark 6cb9c8a9c1 conda: fix build number for llvmlite-artiq. 2018-05-01 09:04:15 +00:00
whitequark 623614f835 Update LLVM to 6.0.0 and Rust to 1.25.0. 2018-05-01 08:57:37 +00:00
Robert Jördens 5d3c76fd50 sayma_rtm: use bitstream opts in migen 2018-04-27 15:43:32 +00:00
Sebastien Bourdeauducq c86d41edc6 conda: update migen+misoc 2018-04-18 00:58:34 +08:00
Sebastien Bourdeauducq 142561c4bd conda: bump misoc 2018-04-17 18:46:35 +08:00
Sebastien Bourdeauducq d0f6123f5c conda: bump misoc again 2018-04-03 15:55:53 +08:00
Sebastien Bourdeauducq 2ca3fda898 conda: bump misoc. Closes #891 2018-04-03 14:29:29 +08:00
Sebastien Bourdeauducq e83863a8da conda: bump migen 2018-03-29 12:35:41 +08:00
Robert Jördens 65379b1f7a conda: bump migen, misoc 
* xilinx ODDR2 SRTYPE
* flterm leak
* I/ODELAY VTC/reset sequencing
* sayma SDRAM clock buffer LOC
 2018-03-19 19:58:52 +01:00
Sebastien Bourdeauducq 44277c5b7e conda: bump migen/misoc 2018-03-11 10:11:42 +08:00
Sebastien Bourdeauducq e65e2421a3 conda: bump migen/misoc 2018-03-09 22:35:40 +08:00
Robert Jördens 5cc1d2a1d3 conda: bump migen, misoc 
* flterm leak
* kasli version
* sayma ddram
* ethernet clocking
* fifo dout reset_less
 2018-03-07 17:17:30 +01:00
Robert Jördens ddcc68cff9 sayma_amc: move bitstream options to migen 
close #930
 2018-03-02 18:13:03 +08:00
Robert Jördens 1de2da5644 conda: bump migen/misoc 2018-02-26 14:16:05 +01:00
Robert Jördens a35e4fe055 conda: bump jesd204b-0.5 2018-02-26 12:48:48 +01:00
Sebastien Bourdeauducq 98489d9739 conda: bump migen/misoc (#854) 2018-02-23 21:46:51 +08:00
whitequark 8938b69559 conda: simplify recipes. 
conda-build appears to no longer require the workaround with
environ.get("GIT_*", "") to work.
 2018-02-22 12:45:27 +00:00
Robert Jördens 37a0d6580b spi2: add RTIO gateware and coredevice driver 
1006218997
 2018-02-21 13:37:36 +00:00
Robert Jördens bfabf3c906 conda: bump migen (9c3a301) 2018-02-19 13:07:17 +00:00
Sebastien Bourdeauducq 6ae1cc20aa conda: bump misoc (#908) 2018-02-18 12:35:49 +08:00
Sebastien Bourdeauducq 41adbef9a9 conda: bump misoc 2018-02-17 17:41:16 +08:00
Sebastien Bourdeauducq 07a31f8d86 conda: bump openocd 2018-02-17 13:21:10 +08:00
Sebastien Bourdeauducq 7a5161d348 conda: bump misoc (#902) 2018-02-17 00:11:42 +08:00
Sebastien Bourdeauducq df177bfd5b use new misoc identifier 2018-02-13 20:38:48 +08:00
Sebastien Bourdeauducq ab5f397fea sed/fifos: use AsyncFIFOBuffered 
(D)RTIO now passes timing at 150MHz on Kasli.
 2018-02-13 20:02:51 +08:00
whitequark 61c64a76be gateware: use a per-variant subfolder in --output-dir. (fixes #912) 
This commit also adds support for --variant and --args
to artiq-devtool.
 2018-02-06 08:19:01 +00:00
Robert Jördens 4c22d64ee4 conda: sync artiq/artiq-dev dependencies 2018-01-30 08:36:55 +01:00
Robert Jördens fb8c779b4f artiq_flash: report XADC data 
* bump openocd
* only kasli, kc705, sayma rtm so far
 2018-01-30 14:56:50 +08:00
Robert Jördens c9b36e3559 conda: bump misoc, close #905 2018-01-25 19:31:26 +01:00
Robert Jördens ee14912042 conda: bump migen/misoc (vivado constraints) 2018-01-23 16:23:12 +01:00
Robert Jördens 472840f16b conda: bump migen/misoc 
* kasli clock constraint
* vivado false paths
 2018-01-22 20:32:18 +01:00
Sebastien Bourdeauducq 0d73401365 conda: bump migen+misoc 2018-01-23 01:28:10 +08:00
whitequark b1453eb856 Revert "conda: remove openocd version constraint." 
This reverts commit 3eb882b6b7.

Fixes #892.
 2018-01-19 08:28:36 +00:00
whitequark 3eb882b6b7 conda: remove openocd version constraint. 
Conda chokes on it and I don't care enough to fix it.
 2018-01-16 08:51:45 +00:00
whitequark 44cd7dfa23 conda: update misoc. 2018-01-16 08:09:25 +00:00
whitequark 444b901dbe sayma: add RTM configuration port. 2018-01-16 07:28:00 +00:00
Robert Jördens d52568e254 conda: bump migen (kasli link_up) 2018-01-15 16:41:24 +01:00
Robert Jördens fd82a1a9af conda: bump migen (kasli) 2018-01-15 16:14:58 +01:00
Robert Jördens 344ce7e294 conda: bump misoc (kasli sfp) 2018-01-15 14:17:40 +01:00
Robert Jördens 8a960c1b31 conda: bump openocd (kasli) 2018-01-15 14:17:40 +01:00
Robert Jördens fe44b6651a conda: bump misoc (1000basex) 2018-01-15 14:17:40 +01:00
whitequark 267c699835 firmware: support DDRPHY without write leveling (fixes #886). 
Currently, this is kasli.
 2018-01-09 02:41:02 +00:00
whitequark 987a9c8308 conda: update rustc to 1.23.0. 2018-01-08 21:39:15 +00:00
Robert Jördens 08dada9e16 artiq-dev: bump misoc (spi logic fold) 2018-01-03 09:14:35 +01:00
Sebastien Bourdeauducq 37eb73bf5c conda: bump migen 2017-12-29 10:45:46 +08:00
Robert Jördens 6f27ca81fb conda/artiq-dev: bump migen (color xilinx, colorama) 2017-12-28 23:37:28 +01:00