M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-28 20:53:35 +08:00
Code Issues Projects Releases Wiki Activity

sayma_rtm: use bitstream opts in migen

Browse Source
This commit is contained in:
Robert Jördens 2018-04-27 15:38:57 +00:00
parent 5f00326c65
commit 5d3c76fd50
2 changed files with 1 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
artiq/gateware/targets/sayma_rtm.py
View File

@ -81,12 +81,6 @@ CSR_RANGE_SIZE = 0x800
class SaymaRTM(Module):
def __init__(self, platform):
platform.toolchain.bitstream_commands.extend([
"set_property BITSTREAM.GENERAL.COMPRESS True [current_design]",
"set_property CFGBVS VCCO [current_design]",
"set_property CONFIG_VOLTAGE 3.3 [current_design]",
])
csr_devices = []
self.submodules.crg = CRG(platform)

2
conda/artiq-dev/meta.yaml
View File

@ -14,7 +14,7 @@ requirements:
run:
- python >=3.5.3,<3.6
- setuptools 33.1.1
- migen 0.7 py35_26+git4039322
- migen 0.7 py35_30+git5c2c144
- misoc 0.11 py35_7+git269b6502
- jesd204b 0.5
- microscope