mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-24 19:04:02 +08:00
jesd204: use jesd clock domain for sysref sampler
RTIO domain is still in reset during calibration.
This commit is contained in:
parent
76fc63bbf7
commit
f87da95e57
@ -108,5 +108,5 @@ class SysrefSampler(Module, AutoCSR):
|
||||
self.sample_result = CSRStatus()
|
||||
|
||||
sample = Signal()
|
||||
self.sync.rtio += If(coarse_ts[:4] == 0, sample.eq(jref))
|
||||
self.sync.jesd += If(coarse_ts[:4] == 0, sample.eq(jref))
|
||||
self.specials += MultiReg(sample, self.sample_result.status)
|
||||
|
Loading…
Reference in New Issue
Block a user