mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-25 03:08:27 +08:00
kasli_sawgmaster: initialize SAWG phase according to RTIO TSC
This commit is contained in:
parent
9966e789fc
commit
d1ef036948
@ -51,6 +51,7 @@ class SinesUrukulSayma(EnvExperiment):
|
||||
delay(1*ms)
|
||||
sawg.amplitude1.set(.4)
|
||||
sawg.frequency0.set_mu(sawg_ftw)
|
||||
sawg.phase0.set_mu(sawg_ftw*now_mu() >> 17)
|
||||
|
||||
while self.drtio_is_up():
|
||||
pass
|
||||
|
Loading…
Reference in New Issue
Block a user