M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-24 10:54:02 +08:00
Code Issues Projects Releases Wiki Activity

gateware/suservo: fix profile no. in test

Browse Source 
Follow-up/Test update for 9d49302.
This commit is contained in:
occheung 2022-01-11 14:20:44 +08:00
parent d7dd75e833
commit 9eee0e5a7b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/test/suservo/test_dds.py
View File

@ -79,7 +79,7 @@ def main():
data = []
run_simulation(tb, [tb.log(data), run(tb)], vcd_name="dds.vcd")
assert data[-1][1] == [[0xe, 0x40 | i, 0x30 | i, 0x20 | i] for i in
assert data[-1][1] == [[0x15, 0x40 | i, 0x30 | i, 0x20 | i] for i in
range(4)]