2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-24 19:04:02 +08:00

gateware/suservo: write to profile 7

Fixes #1817.
This commit is contained in:
occheung 2022-01-07 16:36:28 +08:00
parent bbac477092
commit 9d493028e5

View File

@ -26,7 +26,7 @@ class DDS(spi.SPISimple):
self.profile = [Signal(32 + 16 + 16, reset_less=True)
for i in range(params.channels)]
cmd = Signal(8, reset=0x0e) # write to single tone profile 0
cmd = Signal(8, reset=0x15) # write to single tone profile 7
assert params.width == len(cmd) + len(self.profile[0])
self.sync += [