M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

kernel_cpu: add fpu if not kasli v1.x

This commit is contained in:
occheung 2021-11-08 12:37:36 +08:00 committed by Sébastien Bourdeauducq
parent d84ad0095b
commit 90f944481c
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
artiq/gateware/amp/kernel_cpu.py
View File

@ -22,10 +22,10 @@ class KernelCPU(Module):
self.cd_sys_kernel.clk.eq(ClockSignal()), self.cd_sys_kernel.clk.eq(ClockSignal()),
self.cd_sys_kernel.rst.eq(self._reset.storage) self.cd_sys_kernel.rst.eq(self._reset.storage)
] ]
kasli_v1 = isinstance(platform, kasli.Platform) and platform.hw_rev in ("v1.0", "v1.1")
self.submodules.cpu = ClockDomainsRenamer("sys_kernel")( self.submodules.cpu = ClockDomainsRenamer("sys_kernel")(
vexriscv.VexRiscv( vexriscv.VexRiscv(platform, exec_address,
platform, variant="VexRiscv_IMA" if kasli_v1 else "VexRiscv_G"))
exec_address))
# DRAM access # DRAM access
self.wb_sdram = wishbone.Interface() self.wb_sdram = wishbone.Interface()